## UT81NDQ512G8T

## Features

- Open NAND Flash Interface (ONFI) 4.0-compliant ${ }^{1}$
- J EDEC NAND Flash Interoperability (J ESD230C) compliant²
- Triple-level cell (TLC)
- B17A Industrial die source
- Organization
- Page size x8: 18,592 bytes (16,384 + 2208 bytes)
- Block size: 2304 pages, $(36,864 \mathrm{~K}+4968 \mathrm{~K}$ bytes)
- Plane size: 4 planes x 504 blocks
- Device size: 16128 blocks
- NV-DDR3 I/O performance ${ }^{3}$
- Up to NV-DDR3 timing mode 9
- Clock rate: 3ns (NV-DDR3)
- Read/write throughput per pin: 667 MT/s
- Tested over temperature in mode 9
- NV-DDR2 I/O performance ${ }^{4}$
- Up to NV-DDR2 timing mode 8
- Clock rate: 3.75ns (NV-DDR2)
- Read/write throughput per pin: 533 MT/s
- Tested over temperature in mode 6
- Asynchronous I/O performance ${ }^{4}$
- Up to asynchronous timing mode 5
- tRC/tWC: 20ns (MIN)
- Read/write throughput per pin: 50 MT/s
- Tested over temperature in mode 5
- TLC Array performance
- SNAP READ operation time without VPP: $51 \mu \mathrm{~s}($ TYP $)$
- Single-Plane READ PAGE operation time without/with VPP : 74/73 $\mu \mathrm{s}$ (TYP)
- Multi-Plane READ PAGE operation time without VPP: $88 \mu \mathrm{~s}(\mathrm{TYP})$
- Effective Program page time without VPP : 1900 $\mu \mathrm{s}(\mathrm{TYP})$
- Erase block time: 15ms (TYP)
- Operating Voltage Range
- VCC: 2.7-3.6V
- VCCQ: 1.14-1.26V, 1.7-1.95V
- Command set: ONFI NAND Flash Protocol
- Data is required to be randomized by the external host prior to being inputted to the NAND device, see External Data Randomization in the User Manual
- First block (block address 00h) is valid when shipped from factory. For minimum required ECC, see Error Management in the User Manual ${ }^{5}$
- RESET (FFh) required as first command after power-on
- Operation status byte provides software method for detecting
- Operation completion
- Pass/fail condition
- Write-protect status
- Data strobe (DQS) signals provide a hardware method for synchronizing data DQ in the NVDDR2/NVDDR3 interface
- Copyback operations supported within the plane from which data is read
- On-die Termination (ODT) ${ }^{6}$
- Quality and reliability ${ }^{7}$
- Testing methodology: JESD47
- Data retention: J ESD47 compliant
- TLC Endurance: 3,000 PROGRAM/ERASE cycles
- SLC Endurance: 40,000 PROGRAM/ERASE cycles
- Package
- 132-ball BGA
- OJC : $2.68^{\circ} \mathrm{C} / \mathrm{W}$


## Notes:

1) The ONFI 4.0 specification is available at www.onfi.org
2) The JEDEC specification is available at www.jedec.org/standards-documents
3) NV-DDR3 functionality is only available with 1.2 V VCCQ
4) NV-DDR2 and Asynchronous functionality is only available with 1.8 V VCCQ
5) ODT functionality is supported only in NVDDR2 and NV-DDR3 mode
6) READ RETRY and AUTO READ CALIBRATION operations are required to achieve specified endurance and for general array data integrity
7) For minimum required ECC, see External Data Randomization in the User Manual
8) Radiation testing is performed without VPP. VPP operations should not be used in a radiation environment. Devices using VPP operations in a radiation environment will not be warrantied

Operational Environment

- Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Total Dose: $50 \mathrm{krad}(\mathrm{Si})$
- SEL Immune: $\leq 55 \mathrm{MeV}-\mathrm{cm} 2 / \mathrm{mg}$

Notes:
Radiation testing is performed without VPP. VPP operations should not be used in a radiation environment. Devices using VPP operations in a radiation environment will not be warrantied

## 1 General Description

NAND Flash devices include an asynchronous data interface for I/O operations. These devices use a highly multiplexed 8 -bit bus (DQx) to transfer commands, address, and data. There are five control signals used to implement the asynchronous data interface: CE\#, CLE, ALE, WE\#, and RE\#. Additional signals control hardware write protection (WP\#) and monitor device status (R/B\#).

This NAND Flash device additionally includes a NV-DDR2, and/or a NV-DDR3 data interface for high-performance I/O operations. Data transfers include a bidirectional data strobe (DQS).

This hardware interface creates a low pin-count device with a standard pinout that remains the same from one density to another, enabling future upgrades to higher densities with no board redesign.
A target is the unit of memory accessed by a chip enable signal. A target contains one or more NAND Flash die. A NAND Flash die is the minimum unit that can independently execute commands and report status. A NAND Flash die, in the ONFI specification, is referred to as a logical unit (LUN). For further details, see Device and Array Organization.

2 Asynchronous, NV-DDR2, NV-DDR3 Signal Descriptions
Table 1: Asynchronous, NV-DDR2, and NV-DDR3 Signal Definitions

| Asynchronous Signal ${ }^{1}$ | NV-DDR2/ NVDDR3 Signal ${ }^{1}$ | Type | Description ${ }^{2}$ |
| :---: | :---: | :---: | :---: |
| ALE | ALE | Input | Address latch enable: Loads an address from DQx into the address register. |
| CE\# | CE\# | Input | Chip enable: Enables or disables one or more die (LUNs) in a target. |
| CLE | CLE | Input | Command latch enable: Loads a command from DQx into the command register. |
| DQx | DQx | I/O | Data inputs/ outputs: The bidirectional I/Os transfer address, data, and command information. |
| - | DQS, DQS_t | I/O | Data strobe: Provides a synchronous reference for data input and output. |
| - | DQS_c | 1/O | Data strobe complement: Provides a complementary signal to the data strobe signal optionally used in the NVDDR2 or NV-DDR3 interface for synchronous reference for data input and output |
| ENi | ENi | Input | Enumerate input: Input to a NAND device (if first NAND device on the daisy chain have as NC) from ENo of a previous NAND device to support CE\# pin reduction functionality. |
| ENo | ENo | Output | Enumerate output: Output from a NAND device to the ENi of the next NAND device in the daisy chain to support CE\# pin reduction functionality. |
| RE\# | RE\#, RE_t | Input | Read enable and write/ read: RE\# transfers serial data from the NAND Flash to the host system when the asynchronous interface is active. |
| - | RE_C | Input | Read enable complement: Provides a complementary signal to the read enable signal optionally used in the NVDDR2 or NV-DDR3 interface for synchronous reference for data output. |
| WE\# | WE\# | Input | Write enable and clock: WE\# transfers commands, addresses when the asynchronous, NV-DDR2, and NV-DDR3 interfaces are active, and serial data from the host system to the NAND Flash when the asynchronous interface is active. |
| WP\# | WP\# | Input | Write protect: Enables or disables array PROGRAM and ERASE operations. |
| R/B\# | R/B\# | Output | Ready/ busy: An open-drain, active-low output that requires an external pull-up resistor. This signal indicates target array activity. |
| $V_{c c}$ | $V_{c c}$ | Supply | Vcc: Core power supply |
| Vcco | Vcco | Supply | Vcca: I/O power supply |

## UT81NDQ512G8T

| Asynchronous Signal ${ }^{1}$ | NV-DDR2/ NVDDR3 Signal ${ }^{1}$ | Type | Description ${ }^{2}$ |
| :---: | :---: | :---: | :---: |
| VPP | Vpp | Supply | $V_{\text {PP: }}$ The $\mathrm{V}_{\mathrm{PP}}$ signal is an optional external high voltage power supply to the device. This high voltage power supply may be used to enhance operations (e.g., improved power efficiency). If $V_{\text {Pp }}$ will not be utilized by a host system, that $V_{\text {Pp }}$ signal location is then defined as a DNU signal location. |
| Vss | Vss | Supply | Vss: Core ground connection |
| VSSQ | VSSQ | Supply | Vssq: I/O ground connection |
| - | $V_{\text {REFQ }}$ | Supply | $\mathbf{V}_{\text {Refo: }}$ Reference voltage used with NV-DDR2 and NV-DDR3 interfaces |
| ZQ | ZQ | - | Reference pin for ZQ calibration: This is used on ZQ calibration. The ZQ signal shall be connected to Vss through Rzo resistor |
| NC | NC | - | No connect: NCs are not internally connected. They can be driven or left unconnected |
| DNU | DNU | - | Do not use: DNUs must be left unconnected. |
| RFU | RFU | - | Reserved for future use: RFUs must be left unconnected |

## Notes:

1) See Device and Array Organization and Signal Assignment sections for detailed signal connections.
2) See User Manual: Bus Operation - Asynchronous Interface, Bus Operations - NV-DDR2 Interface, and Bus Operation -NV-DDR3 Interface for detailed Asynchronous, NV-DDR2, and NV-DDR3 interface signal descriptions

## 3 Signal Assignments

Figure 1: 132-Ball BGA (Ball-Down, Top View)


## Notes:

1) N/A: This signal is tri-stated when the asynchronous interface is active.
2) These signals are available on dual, quad, and octal die stacked die packages. They are NC for other configurations.
3) These signals are available when differential signaling is enabled.
4) These signals are available on quad die four CE\# or octal die packages. They are NC for other configurations

4 Package Dimensions
Figure 2: 132-Ball LBGA - 12mm x 18mm


## Notes:

1) All Dimensions in mm
2) Solder ball material: $\mathrm{Sn}-\mathrm{Pb}$

## UT81NDQ512G8T

## 5 Architecture

These devices use NAND Flash electrical and command interfaces. Data, commands, and addresses are multiplexed onto the same pins and received by I/O control circuits. The commands received at the I/O control circuits are latched by a command register and are transferred to control logic circuits for generating internal signals to control device operations. The addresses are latched by an address register and sent to a row decoder to select a row address, or to a column decoder to select a column address.

Data is transferred to or from the NAND Flash memory array, byte by byte, through a data register and a cache register.

The NAND Flash memory array is programmed and read using page-based operations and is erased using block-based operations. During normal page operations, the data and cache registers act as a single register. During cache operations, the data and cache registers operate independently to increase data throughput.
The status register reports the status of die (LUN) operations.
Figure 3: NAND Flash Die (LUN) Functional Block Diagram


## Notes:

1) $\mathrm{N} / \mathrm{A}$ : This signal is tri-stated when the asynchronous interface is active.

## UT81NDQ512G8T

## 6 Device and Array Organization

Figure 4: Device Organization for Eight-Die Package with Four CE\# (132-ball BGA)


Figure 5: Array Organization per Logical Unit (LUN) in TLC mode


Table 2: Array Addressing for Logical Unit (LUN) in TLC mode

| Cycle | DQ7 | DQ6 | DQ5 | DQ4 | DQ3 | DQ2 | DQ11 | DQ0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First | CA7 | CA6 | CA5 | CA4 | CA3 | CA2 | CA1 | CA0 ${ }^{2}$ |
| Second | LOW | CA14 | CA13 | CA12 | CA11 | CA10 | CA9 | CA8 |
| Third | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Fourth | BA15 | BA14 | BA13 $^{5}$ | BA12 $^{5}$ | PA11 | PA10 | PA9 | PA8 |
| Fifth | LA0 $^{6,7}$ | BA22 | BA21 | BA20 | BA19 | BA18 | BA17 | BA16 |

## Notes:

1) $\mathrm{CA}=$ column address, $\mathrm{PAx}=$ page address, $\mathrm{BAx}=$ block address, LAx $=$ LUN address; the page address, block address, and LUN address are collectively called the row address. Consequently, the first and second cycles containing the column addresses are known as Cl and C 2 , and the third, fourth, fifth, and sixth cycles containing the row addresses cycles are known as R1, R2, R3, and R4 respectively.
2) When using the NV-DDR2/NV-DDR3 interface, CAO is forced to 0 internally; one data cycle always returns one even byte and one odd byte.
3) CA [14:0] address column addresses 0 through 18,591 (16,384 + 2208) (489Fh), therefore column addresses 18,592 (48A0h) through 32,767(7FFFh) are invalid, out of bounds, do not exist in the device, and cannot be addressed.
4) PA [11:0] address page addresses 0 through 2303 ( $8 F F h$ ), therefore page addresses 2304 (900h) through 4095 (FFFh) are invalid, out of bounds, do not exist in the device, and cannot be addressed.
5) $\mathrm{BA}[13: 12]$ are the plane-select bits:

Plane 0: BA[13:12] = 00b
Plane 1: $B A[13: 12]=01 b$
Plane 2: $B A[13: 12]=10 b$
Plane 3: $B A[13: 12]=11 b$
6) LAO is the LUN-select bit.

LUN 0: LAO = 0
LUN 1: LAO = 1
7) Block addresses 2016 through 2047 and 4063 through 4095 are invalid, out of bounds, do not exist in the device, and cannot be addressed.

## UT81NDQ512G8T

Figure 6: Array Organization per Logical Unit (LUN) in SLC Mode


Table 3: Array Addressing for Logical Unit (LUN) in SLC mode

| Cycle | DQ7 | DQ6 | DQ5 | DQ4 | DQ3 | DQ2 | DQ1 | DQ0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First | CA7 | CA6 | CA5 | CA4 | CA3 | CA2 | CA1 | CA0 $^{2}$ |
| Second | LOW | CA14 | CA13 | CA12 | CA11 | CA10 | CA9 | CA8 |
| Third | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Fourth | BA15 | BA14 | BA13 $^{5}$ | BA12 $^{5}$ | LOW | LOW | PA9 $^{4}$ | PA8 |
| Fifth | LA0 $^{6,7}$ | BA22 | BA21 | BA20 | BA19 | BA18 | BA17 | BA16 |

Notes:

1) CAx = column address, PAx = page address, BAx = block address, LAx = LUN address; the page address, block address, and LUN address are collectively called the row address. Consequently, the first and second cycles containing the column addresses are known as Cl and C 2 , and the third, fourth, fifth, and sixth cycles containing the row addresses cycles are known as R1, R2, R3, and R4 respectively.
2) When using the NV-DDR2/NV-DDR3 interface, CAO is forced to 0 internally; one data cycle always returns one even byte and one odd byte.
3) CA [14:0] address column addresses 0 through 18,591 (16,384 + 2208) (489Fh), therefore column addresses 18,592 (48A0h) through 32,767 (7FFFh) are invalid, out of bounds, do not exist in the device, and cannot be addressed.
4) PA [9:0] address page addresses 0 through 767 (2FFh), therefore page addresses 768 (300h) through 1023 (3FFh) are invalid, out of bounds, do not exist in the device, and cannot be addressed.
5) $\mathrm{BA}[13: 12]$ are the plane-select bits:

Plane 0: BA[13:12] = 00b
Plane 1: BA[13:12] = 01b
Plane 2: $B A[13: 12]=10 b$
Plane 3: $\mathrm{BA}[13: 12]=11 \mathrm{~b}$
6) LAO is the LUN-select bit.

LUN 0: LAO = 0
LUN 1: LAO = 1
7) Block addresses 2016 through 2047 and 4063 through 4095 are invalid, out of bounds, do not exist in the device, and cannot be addressed.

4Tb TLC NAND Flash

## UT81NDQ512G8T

## 7 Command Definitions

| Command | Command Cycle \#1 | Number of Valid Address Cycles ${ }^{9}$ \#1 | Data Input Cycles | Command Cycle \#2 | Number of Valid Address Cycles ${ }^{9}$ \#2 | Command Cycle \#3 | Valid <br> While <br> Selected <br> LUN Is <br> Busy ${ }^{1}$ | Valid <br> While Other LUNs are Busy ${ }^{2}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset Operations |  |  |  |  |  |  |  |  |  |
| RESET | FFh | 0 | - | - | - | - | Yes | Yes |  |
| HARD RESET | FDh | 0 | - | - | - | - |  | Yes |  |
| SYNCHRONOUS RESET | FCh | 0 | - | - | - | - | Yes | Yes |  |
| RESET LUN | FAh | 3/4 | - | - | - | - | Yes | Yes |  |
| Identification Operations |  |  |  |  |  |  |  |  |  |
| READ ID | 90h | 1 | - | - | - | - |  |  | 3 |
| $\begin{aligned} & \text { READ } \\ & \text { PARAMETER PAGE } \end{aligned}$ | ECh | 1 | - | - | - | - |  |  |  |
| READ UNIQUE ID | EDh | 1 | - | - | - | - |  |  |  |
| Configuration Operations |  |  |  |  |  |  |  |  |  |
| VOLUME SELECT | E1h | 1 | - | - | - | - |  |  |  |
| ODT CONFIGURE | E2h | 1/2 | 4 | - | - | - |  |  |  |
| GET FEATURES | EEh | 1 | - | - | - | - |  |  | 3 |
| SET FEATURE | EFh | 1 | 4 | - | - | - |  |  | 4 |
| GET FEATURES BY LUN | D4h | 2 | - | - | - | - | - | Yes | 3 |
| SET FEATURES BY LUN | D5h | 2 | 4 | - | - | - | - | Yes | 4 |
| ZQ CALIBRATION LONG | F9h | 1 | - | - | - | - |  | Yes |  |
| ZQ CALIBRATION SHORT | D9h | 1 | - | - | - | - |  | Yes |  |
| SLC MODE ENABLE | DAh | 0 | - | - | - | - |  | Yes |  |
| SLC MODE DISABLE | DFh | 0 | - | - | - | - |  | Yes |  |
| Status Operations |  |  |  |  |  |  |  |  |  |
| READ STATUS | 70h | 0 | - | - | - | - | Yes |  |  |
| FIXED ADDRESS READ STATUS ENHANCED | 71h | 1 | - | - | - | - | Yes | Yes |  |
| READ STATUS ENHANCED | 78h | 3/4 | - | - | - | - | Yes | Yes |  |
| Column Address Operations |  |  |  |  |  |  |  |  |  |
| CHANGE READ COLUMN | 05h | 2 | - | EOh | - | - |  | Yes |  |
| CHANGE READ COLUMN ENHANCED (ONFI) | 06h | 5/6 | - | EOh | - | - |  | Yes |  |
| CHANGE READ COLUMN ENHANCED (JEDEC) | 00h | 5/6 | - | 05h | 2 | EOh |  | Yes |  |
| CHANGE WRITE COLUMN | 85h | 2 | Optional | - | - | - |  | Yes |  |

4Tb TLC NAND Flash

## UT81NDQ512G8T

| Command | Command Cycle \#1 | Number of Valid Address Cycles ${ }^{9}$ \#1 | Data Input Cycles | Command Cycle \#2 | Number of Valid Address Cycles ${ }^{9}$ \#2 | Command Cycle \#3 | Valid <br> While <br> Selected <br> LUN Is <br> Busy ${ }^{1}$ | Valid While Other LUNs are Busy ${ }^{2}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHANGE ROW ADDRESS | 85h | 5/6 | Optional | 11h (Optional) | - | - |  | Yes | 5 |
| Read Operations |  |  |  |  |  |  |  |  |  |
| READ MODE | 00h | 0 | - | - | - | - |  | Yes |  |
| READ PAGE | 00h | 5/6 | - | 30h | - | - |  | Yes | 6 |
| SNAP READ | 00h | 5/6 | - | 20h | - | - |  | Yes |  |
| READ PAGE MULIPLANE | 00h | 5/6 | - | 32h | - | - |  | Yes |  |
| $\begin{aligned} & \text { READ PAGE } \\ & \text { CACHE } \\ & \text { SEQUENTIAL } \end{aligned}$ | 31h | 0 | - | - | - | - |  | Yes | 7 |
| READ PAGE CACHE RANDOM | 00h | 5/6 | - | 31h | - | - |  | Yes | 6, 7 |
| READ PAGE CACHE LAST | 3Fh | 0 | - | - | - | - |  | Yes | 7 |
| READ PAGE WITH SOFT <br> INFORMATION | 33h | 5/6 | - | 30h | - | - |  | Yes |  |
| SOFT <br> INFORMATION READOUT | 36h | 0 | - |  | - | - |  | Yes | 10 |
| SINGLE BIT SOFT BIT READ PAGE | 00h | 5/6 | - | 34h | - | - |  | Yes |  |
| SINGLE BIT SOFT BIT READ PAGE CACHE RANDOM | 00h | 5/6 | - | 38h | - | - |  | Yes |  |
| Program Operations |  |  |  |  |  |  |  |  |  |
| PROGRAM PAGE | 80h | 5/6 | Yes | 10h | - | - |  | Yes |  |
| PROGRAM PAGE MULTI-PLANE | 80h or 81h | 5/6 | Yes | 11h | - | - |  | Yes |  |
| PROGRAM PAGE CACHE | 80h | 5/6 | Yes | 15h | - | - |  | Yes | 8 |
| PROGRAM SUSPEND | 84h | 5/6 | - | - | - | - | Yes | Yes |  |
| PROGRAM RESUME | 13h | 5/6 | - | - | - | - |  | Yes |  |
| Erase Operations |  |  |  |  |  |  |  |  |  |
| ERASE BLOCK | 60h | 3/4 | - | DOh | - | - |  | Yes |  |
| ERASE BLOCK MULTI-PLANE (ONFI) | 60h | 3/4 | - | D1h | - | - |  | Yes |  |

## UT81NDQ512G8T

| Command | Command Cycle \#1 | Number of Valid Address Cycles ${ }^{9}$ \#1 | Data Input Cycles | Command Cycle \#2 | Number of Valid Address Cycles ${ }^{9}$ \#2 | Command Cycle \#3 | Valid <br> While <br> Selected <br> LUN Is <br> Busy ${ }^{1}$ | Valid <br> While Other LUNs are Busy² | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ERASE BLOCK MULTI-PLANE (JEDEC) | 60h | 3/4 | - | 60h | 3 | DOh |  | Yes |  |
| ERASE SUSPEND | 61h | 3/4 | - | - | - | - | Yes | Yes |  |
| ERASE RESUME | D2h | - | - | - | - | - |  | Yes |  |
| Copyback Operations |  |  |  |  |  |  |  |  |  |
| COPYBACK READ | 00h | 5/6 | - | 35h | - | - |  | Yes | 6 |
| COPYBACK PROGRAM | 85h | 5/6 | Optional | 10h | - | - |  | Yes |  |
| COPYBACK <br> PROGRAM MULTIPLANE | 85h | 5/6 | Optional | 11h | - | - |  | Yes |  |

## Notes:

1) Busy means RDY $=0$.
2) These commands can be used for interleaved die (multi-LUN) operations.
3) The READ ID (90h), GET FEATURES (EEh), and GET FEATUERS by LUN (D4h) commands output identical data on rising and falling DQS edges.
4) The SET FEATURES (EFh) and SET FEATURES by LUN (D5h) commands requires data transition prior to the rising edge of DQS, with identical data for the rising and falling edges.
5) Command cycle \#2 of 11 h is conditional. See the User Manual, CHANGE ROW ADDRESS (85h) for more details.
6) This command can be preceded by READ PAGE MULTI-PLANE (00h-32h) command to accommodate a maximum simultaneous multi-plane array operation.
7) Issuing a READ PAGE CACHE-series (31h, 00h-31h, 00h-32h, 3Fh) command when the array is busy (RDY $=1$, ARDY $=$ 0 ) is supported if the previous command was a READ PAGE ( $00 \mathrm{~h}-30 \mathrm{~h}$ ) or READ PAGE CACHE-series command; otherwise, it is prohibited.
8) Issuing a PROGRAM PAGE CACHE (80h-15h) command when the array is busy ( $R D Y=1, A R D Y=0$ ) is supported if the previous command was a PROGRAM PAGE CACHE (80h-15h) command; otherwise, it is prohibited.
9) Refer to Device and Array Organization section for details of when the additional address cycles is required.
10) Refer to the User Manual, Soft Data Read Operations section for details of how this command is used.

4Tb TLC NAND Flash

## UT81NDQ512G8T

## 8 Output Drive Impedance

Because NAND Flash is designed for use in systems that are typically point-to-point connections, an option to control the drive strength of the output buffers is provided. Drive strength should be selected based on the expected loading of the memory bus. The three supported settings for the output drivers for the Asynchronous, and NVDDR2 interfaces are: 25 ohms, 35 ohms, and 50 ohms. The two supported settings for the output drivers for the NV-DDR3 interface are: 35 ohms and 50 ohms.

The 35 ohms output drive strength setting is the power-on default value in the Asynchronous, and NV-DDR2 interfaces. The 35 ohms output drive strength setting is the power-on default value in the NV-DDR3 interface. The host can select a different drive strength setting using the SET FEATURES (EFh) or SET FEATURES by LUN (D5h) command.
The output impedance range from minimum to maximum covers process, voltage, and temperature variations. Devices are not guaranteed to be at the nominal line.

Table 4: Output Drive Strength Conditions (VccQ=1.7-1.95V)

| Range | Process | Voltage | Temperature |
| :---: | :---: | :---: | :---: |
| Minimum | Fast-Fast | 1.95 V | $\mathrm{~T}_{\mathrm{A}}(\mathrm{MIN})$ |
| Nominal | Typical-Typical | 1.8 V | $+25^{\circ} \mathrm{C}$ |
| Maximum | Slow-Slow | 1.7 V | $\mathrm{~T}_{\mathrm{A}}(\mathrm{MAX})$ |

Table 5: Output Drive Strength Impedance Values Without ZQ Calibration ( $\mathrm{V}_{\mathrm{cc}}=\mathbf{1 . 7 - 1 . 9 5 V}$ )

| Output <br> Strength | Rpol/ Rpu | Vout to Vsso | Minimum | Nominal | Maximum | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25 ohms | Rpd | $V_{\text {cco }} \times 0.2$ | 11.4 | 25.0 | 44.0 | ohms |
|  |  | $\mathrm{V}_{\text {cco }} \times 0.5$ | 15.0 | 25.0 | 44.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.8$ | 15.0 | 25.0 | 61.0 | ohms |
|  | Rpu | $V_{\text {cco }} \times 0.2$ | 15.0 | 25.0 | 61.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.5$ | 15.0 | 25.0 | 44.0 | ohms |
|  |  | $\mathrm{V}_{\text {cco }} \times 0.8$ | 11.4 | 25.0 | 44.0 | ohms |
| 35 ohms | Rpd | $\mathrm{V}_{\text {cco }} \times 0.2$ | 16.0 | 35.0 | 61.0 | ohms |
|  |  | V cco $\times 0.5$ | 21.0 | 35.0 | 61.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.8$ | 21.0 | 35.0 | 85.3 | ohms |
|  | Rpu | $V_{\text {cco }} \times 0.2$ | 21.0 | 35.0 | 85.3 | ohms |
|  |  | $V_{\text {cco }} \times 0.5$ | 21.0 | 35.0 | 61.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.8$ | 16.0 | 35.0 | 61.0 | ohms |
| 50 ohms | Rpd | $V_{\text {cco }} \times 0.2$ | 24.0 | 50.0 | 87.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.5$ | 30.0 | 50.0 | 87.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.8$ | 30.0 | 50.0 | 122.0 | ohms |
|  | Rpu | $\mathrm{V}_{\text {cco }} \times 0.2$ | 30.0 | 50.0 | 122.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.5$ | 30.0 | 50.0 | 87.0 | ohms |
|  |  | $V_{\text {cca }} \times 0.8$ | 24.0 | 50.0 | 87.0 | ohms |

Table 6: Output Drive Strength Impedance Values With ZQ Calibration (VccQ = 1.7-1.95V)

| Output Strength | Rpd/ Rpu | Vour to VssQ | Minimum | Nominal | Maximum | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25 ohms | Rpd | $V_{\text {cco }} \times 0.2$ | 11.4 | 20.0 | 32.0 | ohms | 1 |
|  |  | V $\mathrm{Cco} \times 0.5$ | 16.3 | 25.0 | 33.7 | ohms |  |
|  |  | $V_{\text {cco }} \times 0.8$ | 20.0 | 31.0 | 49.0 | ohms |  |
|  | Rpu | $V_{\text {cco }} \times 0.2$ | 20.0 | 31.0 | 49.0 | ohms |  |
|  |  | $V_{\text {cco }} \times 0.5$ | 16.3 | 25.0 | 33.7 | ohms |  |
|  |  | $V_{\text {cco }} \times 0.8$ | 11.4 | 20.0 | 32.0 | ohms |  |
| 35 ohms | Rpd | V $\mathrm{CcQ} \times 0.2$ | 0.57 | 1 | 1.15 | Rzo/8.5 |  |
|  |  | V $\mathrm{CcQ} \times 0.5$ | 0.85 | 1 | 1.15 | Rzo/8.5 |  |
|  |  | V $\mathrm{CcQ} \times 0.8$ | 0.85 | 1 | 1.47 | Rzo/8.5 |  |
|  | Rpu | $V_{\text {cco }} \times 0.2$ | 0.85 | 1 | 1.47 | Rzo/8.5 |  |
|  |  | $V_{\text {cco }} \times 0.5$ | 0.85 | 1 | 1.15 | Rzo/8.5 |  |
|  |  | $V_{\text {cco }} \times 0.8$ | 0.57 | 1 | 1.15 | Rzo/8.5 |  |
| 50 ohms | Rpd | Vcco $\times 0.2$ | 0.57 | 1 | 1.15 | Rzo/6 |  |
|  |  | V $\mathrm{CcQ} \times 0.5$ | 0.85 | 1 | 1.15 | Rzo/6 |  |
|  |  | V $\mathrm{Cco} \times 0.8$ | 0.85 | 1 | 1.47 | Rzo/6 |  |
|  | Rpu | $V_{\text {cca }} \times 0.2$ | 0.85 | 1 | 1.47 | Rzo/6 |  |
|  |  | Vcco $\times 0.5$ | 0.85 | 1 | 1.15 | Rzo/6 |  |
|  |  | V $\mathrm{CcQ} \times 0.8$ | 0.57 | 1 | 1.15 | Rzo/6 |  |

## Notes:

1) The 25 ohms drive strength does not support ZQ CALIBRATION operations. If ZQ CALIBRATION operations are used when the 25 ohms drive strength is selected, the default NAND drive strength settings are still used.
2) Tolerance limits assume RZQ of 300 ohms $\pm 1 \%$ and are applicable after proper $Z Q$ calibration has been performed at a stable temperature and voltage.
3) Refer to Output Driver Sensitivity if either the temperature or the voltage changes after calibration.
4) The minimum values are derated by $6 \%$ when the device operates between $-40^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$.

Table 7: Output Drive Strength Conditions (Vcco=1.14-1.26V)

| Range | Process | Voltage | Temperature |
| :---: | :---: | :---: | :---: |
| Minimum | Fast-Fast | 1.26 V | $\mathrm{~T}_{\mathrm{A}}(\mathrm{MIN})$ |
| Nominal | Typical-Typical | 1.2 V | $+25^{\circ} \mathrm{C}$ |
| Maximum | Slow-Slow | 1.14 V | $\mathrm{~T}_{\mathrm{A}}(\mathrm{MAX})$ |

## UT81NDQ512G8T

Table 8: Output Drive Strength Impedance Values Without ZQ Calibration (VccQ = 1.14-1.26V)

| Output Strength | Rpod/Rpu | Vour to VssQ | Minimum | Nominal | Maximum | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 35 ohms | Rpd | $V_{\text {cco }} \times 0.2$ | 16.0 | 35.0 | 61.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.5$ | 21.0 | 35.0 | 61.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.8$ | 21.0 | 35.0 | 85.3 | ohms |
|  | Rpu | $V_{\text {cco }} \times 0.2$ | 21.0 | 35.0 | 85.3 | ohms |
|  |  | $V_{\text {cco }} \times 0.5$ | 21.0 | 35.0 | 61.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.8$ | 16.0 | 35.0 | 61.0 | ohms |
| 50 ohms | Rpd | $V_{\text {cco }} \times 0.2$ | 24.0 | 50.0 | 87.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.5$ | 30.0 | 50.0 | 87.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.8$ | 30.0 | 50.0 | 122.0 | ohms |
|  | Rpu | $V_{\text {cco }} \times 0.2$ | 30.0 | 50.0 | 122.0 | ohms |
|  |  | $V_{\text {cco }} \times 0.5$ | 30.0 | 50.0 | 87.0 | ohms |
|  |  | $\mathrm{V}_{\text {cco }} \times 0.8$ | 24.0 | 50.0 | 87.0 | ohms |

Table 9: Output Drive Strength Impedance Values With ZQ Calibration ( $\mathrm{VccQ}_{\mathrm{c}}=\mathbf{1 . 1 4 - 1 . 2 6 V}$ )

| Output Strength | Rpd/ Rpu | Vour to VssQ | Minimum | Nominal | Maximum | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 35 ohms | Rpd | $V_{\text {cco }} \times 0.2$ | 0.57 | 1 | 1.15 | Rzo/8.5 |
|  |  | $V_{\text {cco }} \times 0.5$ | 0.85 | 1 | 1.15 | Rzo/8.5 |
|  |  | $V_{\text {cco }} \times 0.8$ | 0.85 | 1 | 1.47 | Rzo/8.5 |
|  | Rpu | $V_{\text {cco }} \times 0.2$ | 0.85 | 1 | 1.47 | Rzo/8.5 |
|  |  | $V_{\text {cco }} \times 0.5$ | 0.85 | 1 | 1.15 | Rzo/8.5 |
|  |  | $V_{\text {cco }} \times 0.8$ | 0.57 | 1 | 1.15 | Rzo/8.5 |
| 50 ohms | Rpd | $V_{\text {cco }} \times 0.2$ | 0.57 | 1 | 1.15 | Rzo/6 |
|  |  | $V_{\text {cco }} \times 0.5$ | 0.85 | 1 | 1.15 | Rzo/6 |
|  |  | $V_{\text {cco }} \times 0.8$ | 0.85 | 1 | 1.47 | Rzo/6 |
|  | Rpu | $V_{\text {cco }} \times 0.2$ | 0.85 | 1 | 1.47 | Rzo/6 |
|  |  | $V_{\text {cco }} \times 0.5$ | 0.85 | 1 | 1.15 | Rzo/6 |
|  |  | $V_{\text {cco }} \times 0.8$ | 0.57 | 1 | 1.15 | Rzo/6 |

## Notes:

1) Tolerance limits assume RZQ of 300 ohms $\pm 1 \%$ and are applicable after proper $Z Q$ calibration has been performed at a stable temperature and voltage.
2) Refer to Output Driver Sensitivity if either the temperature or the voltage changes after calibration.
3) The minimum values are derated by $6 \%$ when the device operates between $-40^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$.

If either the temperature or the voltage changes after the ZQ CALIBRATION operation, then output drive strength impedance tolerance limits can be expected to widen according to Table 10 and Table 11.

## UT81NDQ512G8T

Table 10: Output Drive Sensitivity With ZQ Calibration

| Output Strength | Rpd/ Rpu | Vout to Vsso | Minimum | Maximum | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 35 ohms | Rpd | $\mathrm{V}_{\text {cco }} \times 0.2$ | $\begin{gathered} 0.57 \text { - dRondT } \times \Delta T- \\ \text { dRondV } \times \Delta V \end{gathered}$ | $\begin{gathered} 1.15+\text { dRondT } \times \Delta T+ \\ \text { dRondV } \times \Delta V \end{gathered}$ | Rzo/8.5 |
|  |  | Vcco $\times 0.5$ | $\begin{gathered} 0.85 \text { - dRondT } \times \Delta T- \\ \text { dRondV } \times \Delta V \end{gathered}$ | $\begin{gathered} 1.15+\text { dRondT } \times \Delta T+ \\ \text { dRondV } \times \Delta V \end{gathered}$ | Rzo/8.5 |
|  |  | $V_{\text {cco }} \times 0.8$ | $\begin{gathered} 0.85 \text { - dRondT } \times \Delta T- \\ \text { dRondV } \times \Delta V \end{gathered}$ | $\begin{gathered} 1.47+\text { dRondT } \times \Delta T+ \\ \text { dRondV } \times \Delta V \end{gathered}$ | Rzo/8.5 |
|  | Rpu | Vcco $\times 0.2$ | $\begin{aligned} & 0.85 \text { - dRondT } \times \Delta T- \\ & \text { dRondV } \times \Delta V \end{aligned}$ | $\begin{gathered} 1.47+\text { dRovdT } \times \Delta T+ \\ \text { dRondV } \times \Delta V \end{gathered}$ | Rzo/8.5 |
|  |  | $V_{\text {cco }} \times 0.5$ | $\begin{gathered} 0.85-\operatorname{dRondT} \times \Delta T- \\ \text { dRondV } \times \Delta V \end{gathered}$ | $\begin{gathered} 1.15+\text { dRondT } \times \Delta T+ \\ \text { dRondV } \times \Delta V \end{gathered}$ | Rzo/8.5 |
|  |  | $V_{\text {cco }} \times 0.8$ | $\begin{gathered} 0.57 \text { - dRondT } \times \Delta T \text { - } \\ \text { dRondV } \times \Delta V \end{gathered}$ | $\begin{gathered} 1.15+\text { dRondT } \times \Delta T+ \\ \text { dRondV } \times \Delta V \end{gathered}$ | Rzo/8.5 |
| 50 ohms | Rpd | $V_{\text {cco }} \times 0.2$ | $\begin{gathered} 0.57 \text { - dRondT } \times \Delta T- \\ \text { dRondV } \times \Delta V \end{gathered}$ | $\begin{gathered} 1.15+\text { dRondT } \times \Delta T+ \\ \text { dRondV } \times \Delta V \end{gathered}$ | Rzo/ 6 |
|  |  | $V_{\text {cco }} \times 0.5$ | $\begin{gathered} 0.85 \text { - dRondT } \times \Delta T- \\ \text { dRondV } \times \Delta V \end{gathered}$ | $\begin{gathered} 1.15+\text { dRondT } \times \Delta T+ \\ \text { dRondV } \times \Delta V \end{gathered}$ | Rzo/ 6 |
|  |  | Vcco $\times 0.8$ | $\begin{aligned} & 0.85 \text { - dRondT } \times \Delta T- \\ & \text { dRondV } \times \Delta V \end{aligned}$ | $\begin{gathered} 1.47+\text { dRondT } \times \Delta T+ \\ \text { dRondV } \times \Delta V \end{gathered}$ | Rzo/ 6 |
|  | Rpu | $V_{\text {cco }} \times 0.2$ | $\begin{gathered} 0.85 \text { - dRondT } \times \Delta T- \\ \text { dRondV } \times \Delta V \end{gathered}$ | $\begin{gathered} 1.47+\text { dRondT } \times \Delta T+ \\ \text { dRondV } \times \Delta V \end{gathered}$ | Rzo/ 6 |
|  |  | Vcco $\times 0.5$ | $\begin{gathered} 0.85 \text { - dRondT } \times \Delta T- \\ \text { dRondV } \times \Delta V \end{gathered}$ | $\begin{aligned} & 1.15+\text { dRondT } \times \Delta T+ \\ & \text { dRondV } x \Delta V \end{aligned}$ | Rzo/ 6 |
|  |  | $V_{\text {cco }} \times 0.8$ | $\begin{gathered} 0.57 \text { - dRondT } \times \Delta T- \\ \text { dRondV } \times \Delta V \end{gathered}$ | $\begin{gathered} 1.15+\text { dRondT } \times \Delta T+ \\ \text { dRondV } \times \Delta V \end{gathered}$ | Rzo/ 6 |

Table 11: Output Driver Voltage and Temperature Sensitivity With ZQ Calibration

| Change | Minimum | Maximum | Unit |
| :--- | :---: | :---: | :---: |
| dRondT | 0 | 0.5 | $\% /{ }^{\circ} \mathrm{C}$ |
| dRondV | 0 | 0.2 | $\% / \mathrm{mV}$ |

Table 12: Output Driver Voltage and Temperature Sensitivity With ZQ Calibration

| Drive Strength | Minimum | Maximum | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| 25 ohms | 0 | 4.4 | ohms | 1,2 |
| 35 ohms | 0 | 6.2 | ohms | 1,2 |
| 50 ohms | 0 | 8.8 | ohms | 1,2 |

## Notes:

1) Mismatch is the absolute value between pull-up and pull-down impedances. Both are measured at the same temperature and voltage.
2) Test conditions: $\mathrm{V}_{\text {CcQ }}=\mathrm{V}_{\text {CCQ }}(\mathrm{MIN}), \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CcQ}} \times 0.5$, $\mathrm{T}_{\text {oper }}$.

Table 13: Pull-Up and Pull-Down Output I mpedance Mismatch With ZQ Calibration for NV-DDR2

| Drive Strength | Minimum | Maximum | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| 25 ohms | 0 | 3.75 | ohms | $1,2,3$ |
| 35 ohms | 0 | 5.25 | ohms | 2,3 |
| 50 ohms | 0 | 7.5 | ohms | 2,3 |

Notes:

1) The 25 ohms drive strength does not support $Z Q$ CALIBRATION operations. If $Z Q$ CALIBRATION operations are used when the 25 ohms drive strength is selected, the default NAND drive strength settings are still used.
2) Mismatch is the absolute value between pull-up and pull-down impedances. Both are measured at the same temperature and voltage.
3) Test conditions: $\mathrm{V}_{C C Q}=\mathrm{V}_{\text {CCQ }}(\mathrm{MIN}), \mathrm{V}_{\text {out }}=\mathrm{V}_{\text {CcQ }} \times 0.5$, Toper.

Table 14: Pull-Up and Pull-Down Output I mpedance Mismatch Without ZQ calibration for NV-DDR3

| Drive Strength | Minimum | Maximum | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| 35 ohms | 0 | 6.2 | ohms | 1,2 |
| 50 ohms | 0 | 8.8 | ohms | 1,2 |

## Notes:

1) Mismatch is the absolute value between pull-up and pull-down impedances. Both are measured at the same temperature and voltage.
2) Test conditions: $\mathrm{V}_{\text {CCO }}=\mathrm{V}_{\text {CCQ }}(\mathrm{MIN}), \mathrm{V}_{\text {Out }}=\mathrm{V}_{\text {CCO }} \times 0.5, \mathrm{~T}_{\text {OPER }}$.

Table 15: Pull-Up and Pull-Down Output I mpedance Mismatch With ZQ calibration for NV-DDR3

| Drive Strength | Minimum | Maximum | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| 35 ohms | 0 | 5.25 | ohms | 1,2 |
| 50 ohms | 0 | 7.5 | ohms | 1,2 |

## Notes:

1) Mismatch is the absolute value between pull-up and pull-down impedances. Both are measured at the same
temperature and voltage.
2) Test conditions: $\mathrm{V}_{\mathrm{CcQ}}=\mathrm{V}_{\mathrm{CCQ}}(\mathrm{MIN}), \mathrm{V}_{\mathrm{OU}}=\mathrm{V}_{\mathrm{CcQ}} \times 0.5$, Toper.

4Tb TLC NAND Flash

## UT81NDQ512G8T

## 9 AC overshoot/ undershoot specifications

The supported AC overshoot and undershoot area depends on the timing mode selected by the host. NAND devices may have different maximum amplitude requirements for overshoot and undershoot than the host controller. If the host controller has more stringent requirements, termination or other means of reducing overshoot or undershoot may be required beyond the NAND requirements.

Table 16: Asynchronous Overshoot/ Undershoot Parameters

| Parameter | Timing Mode |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 |  |
| Maximum peak amplitude provided for overshoot area | 1 | 1 | 1 | 1 | 1 | 1 | V |
| Maximum peak amplitude provided for undershoot area | 1 | 1 | 1 | 1 | 1 | 1 | V |
| Maximum overshoot area above Vcco | 3 | 3 | 3 | 3 | 3 | 3 | V-ns |
| Maximum undershoot area below VssQ | 3 | 3 | 3 | 3 | 3 | 3 | V-ns |

Table 17: NV-DDR2 Overshoot/ Undershoot Parameters

| Parameter | Signals | Timing Mode |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |
| Maximum peak amplitude provided for overshoot area | - | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | V |
| Maximum peak amplitude provided for undershoot area | - | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | V |
| Maximum overshoot area above Vcco | DQ[7:0], DQS, RE\# | 3 | 3 | 2.25 | 1.8 | 1.5 | 1.1 | 0.9 | 0.75 | V-ns |
|  | ALE, CLE, WE\# | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 |  |
| Maximum undershoot area below $\mathrm{V}_{\text {SSQ }}$ | DQ[7:0], DQS, RE\# | 3 | 3 | 2.25 | 1.8 | 1.5 | 1.1 | 0.9 | 0.75 | V-ns |
|  | ALE, CLE, WE\# | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 |  |

Table 18: NV-DDR3 Overshoot/ Undershoot Parameters

| Parameter | Signals | Timing Mode |  |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |  |
| Maximum peak amplitude provided for overshoot area | - | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | V |
| Maximum peak amplitude provided for undershoot area | - | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | V |
| Maximum overshoot area above Vcco | $\begin{aligned} & \text { DQ[7:0], } \\ & \text { DQS, RE\# } \end{aligned}$ | 3 | 3 | 2.25 | 1.8 | 1.5 | 1.1 | 0.9 | 0.75 | 0.56 | 0.45 | 0.38 | V-ns |
|  | ALE, CLE, WE\# | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 |  |
| Maximum undershoot area below $\mathrm{V}_{\text {SSQ }}$ | $\begin{aligned} & \hline \text { DQ[7:0], } \\ & \text { DQS, RE\# } \\ & \hline \end{aligned}$ | 3 | 3 | 2.25 | 1.8 | 1.5 | 1.1 | 0.9 | 0.75 | 0.56 | 0.45 | 0.38 | V-ns |
|  | ALE, CLE, WE\# | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 |  |

## UT81NDQ512G8T

Figure 7: Overshoot

Figure 8: Undershoot


## 10 Input slew rate

Though all AC timing parameters are tested with a nominal input slew rate of $1 \mathrm{~V} / \mathrm{ns}$, it is possible to run the device at a slower slew rate. The input slew rates shown below are sampled, and not $100 \%$ tested. When using slew rates slower than the minimum values, timing must be derated by the host.

Table 19: Test Conditions for I nput Slew Rate


| Parameter | Value |
| :---: | :---: |
| Rising edge for setups | The last crossing of $V_{\text {REFQ }}(\mathrm{DC})$ and the first crossing of $\mathrm{V}_{\mathrm{IH}(\mathrm{AC)}}$ min for NV-DDR2 and NVDDR3 |
| Falling edge for setups | The last crossing of $\mathrm{V}_{\text {REFQ(DC) }}$ and the first crossing of $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})}$ max for NV-DDR2 and NVDDR3 |
| Rising edge for holds | The first crossing of $\mathrm{V}_{\text {ILAC) }}$ max and the first crossing of $\mathrm{V}_{\text {REFO(DC) }}$ for NV-DDR2 and NV-DDR3 |
| Falling edge for holds | The first crossing of $\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}$ min and the first crossing of $\mathrm{V}_{\text {REFQ(DC) }}$ for NV-DDR2 and NV-DDR3 |
| Temperature range | TA |

The minimum and maximum input slew rate requirements that the device shall comply with below for NV-DDR2 and NV-DDR3 operations. If the input slew rate falls below the minimum value, then derating shall be applied.

Table 20: NV-DDR2/ NV-DDR3 Maximum and Minimum I nput Slew Rate

| Description | Single Ended | Differential | Unit |
| :--- | :---: | :---: | :---: |
| Input slew rate (min) | 1.0 | 2.0 | $\mathrm{~V} / \mathrm{ns}$ |
| Input slew rate (max) | 4.5 | 9.0 | $\mathrm{~V} / \mathrm{ns}$ |

For DQ signals when used for input, the total data setup time ( ${ }^{\mathrm{t} D}$ ) and data hold time ( ${ }^{\mathrm{t}} \mathrm{DH}$ ) required is calculated by adding a derating value to the ${ }^{\mathrm{t}} \mathrm{DS}$ and ${ }^{\text {t}} \mathrm{DH}$ values indicated for the timing mode. To calculate the total data setup time, ${ }^{\text {tDS }}$ is incremented by the appropriate $\Delta$ set derating value. To calculate the total data hold time, tDH is incremented by the appropriate $\Delta$ hold derating value. Table 21 and Table 23 provides the derating values when singleended DQS is used. Table 22 and Table 24 provides the derating values when differential DQS (DQS_t/DQS_c) is used.

The setup nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{\text {ReFor(DC) }}$ and the first crossing of $\mathrm{V}_{\mathrm{H}(\mathrm{AC})}$ min. The setup nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{\text {REFO(DC) }}$ and the first crossing of $V_{\text {ILIAC) }}$ max. If the actual signal is always earlier than the nominal slew rate line between the shaded 'VREFQ(DC) to $A C$ region', then the derating value uses the nominal slew rate shown in Figure 9. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $\mathrm{V}_{\mathrm{REFO}(\mathrm{DC})}$ to AC region', then the derating value uses the slew rate of a tangent line to the actual signal from the AC level to the DC level shown in Figure 10.

The hold nominal slew rate for a rising signal is defined as the slew rate between the first crossing of $\mathrm{V}_{1 L(D C)}$ max and the first crossing of $V_{\text {geFeg(DC). }}$. The hold nominal slew rate for a falling signal is defined as the slew rate between the first crossing of $\mathrm{V}_{\mathrm{IH}(\mathrm{DC})}$ min and the first crossing of $\mathrm{V}_{\text {REFP(DC). }}$. If the actual signal is always later than the nominal slew rate line between shaded 'DC to $V_{\text {REFP(DC) }}$ region', then the derating value uses the nominal slew rate shown in Figure 11. If the actual signal is earlier than the nominal slew rate line anywhere between the shaded ' DC to $\mathrm{V}_{\text {REFQ }}(\mathrm{DC})$ region', then the derating value uses the slew rate of a tangent line to the actual signal from the $D C$ level to the $V_{\text {REFQ }}(D)$ level shown in Figure 12.
If the tangent line is used for derating, the setup and hold values shall be derated from where the tangent line crosses $V_{\text {REFO (DC) }}$, not the actual signal (refer to Figure 10 and Figure 12).
For slew rates not explicitly listed in Table 21 and Table 22, the derating values should be obtained by linear interpolation. These values are typically not subject to production test; the values are verified by design and characterization.

Table 21: Input Slew Rate derating for NV-DDR2 single-ended (Vcco = 1.7-1.95V)

| DQ slew rate V/ns | $\begin{gathered} \Delta^{t} \mathrm{DS}, \Delta^{4} \mathrm{DH} \text { Derating }(\mathrm{pS}) \\ \mathrm{V}_{\mathrm{H}(\mathrm{AC})} / \mathrm{V}_{\mathrm{IL}(\mathrm{AC})}=\mathrm{V}_{\mathrm{REF}}+/-250 \mathrm{mV}, \mathrm{~V}_{\mathrm{H}(\mathrm{DC})} / \mathrm{V}_{\mathrm{LL(DC)}}=\mathrm{V}_{\mathrm{REF}}+/-125 \mathrm{mV} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | DQS S | ew Rat |  |  |  |  |  |  |  |  |  |  |
|  | $2 \mathrm{~V} / \mathrm{ns}$ |  | 1.5V/ ns |  | $1 \mathrm{~V} / \mathrm{ns}$ |  | 0.9V/ ns |  | 0.8V/ ns |  | 0.7V/ns |  | 0.6V/ ns |  | 0.5V/ns |  | 0.4V/ ns |  | 0.3V/ns |  |  |
|  | ${ }^{\text {to }} \mathrm{DH}$ | ${ }^{\text {t }} \mathrm{DH}$ | ${ }^{\text {¢ }}$ 1 H | ${ }^{\text {t }}$ DH | ${ }^{\text {to }}$ | ${ }^{\text {t }}$ \% | ${ }^{\text {t }}$ - ${ }^{\text {c }}$ | ${ }^{\text {t }}$ - | ${ }^{\text {t }}$ - ${ }^{\text {P }}$ | ${ }^{\text {t }}$ - ${ }^{\text {d }}$ | ${ }^{\text {t }}$ DH | ${ }^{\text {t }} \mathrm{DH}$ | ${ }^{\text {t }}$ DH | ${ }^{\text {t }}$ - | ${ }^{\text {t }} \mathrm{DH}$ | ${ }^{\text {t }}$ - | ${ }^{\text {t }} \mathrm{DH}$ | ${ }^{\text {t }}$ - | tDH | ${ }^{\text {t }}$ - ${ }^{\text {d }}$ |  |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ps |
| 1.5 | 0 | 0 | 0 | 0 | 0 | 0 | 14 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | ps |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 14 | 0 | 31 | 0 | - | - | - | - | - | - | - | - | - | - | ps |
| 0.9 | - | - | 14 | 0 | 14 | 0 | 28 | 0 | 45 | 0 | 67 | 0 | - | - | - | - | - | - | - | - | ps |
| 0.8 | - | - | - | - | 31 | 0 | 45 | 0 | 63 | 0 | 85 | 0 | 115 | 0 | - | - | - | - | - | - | ps |
| 0.7 | - | - | - | - | - | - | 67 | 0 | 85 | 0 | 107 | 0 | 137 | 0 | 179 | 0 | - | - | - | - | ps |
| 0.6 | - | - | - | - | - | - | - | - | 115 | 0 | 137 | 0 | 167 | 0 | 208 | 0 | 271 | 0 | - | - | ps |
| 0.5 | - | - | - | - | - | - | - | - | - | - | 179 | 0 | 208 | 0 | 250 | 0 | 313 | 0 | 418 | 0 | ps |
| 0.4 | - | - | - | - | - | - | - | - | - | - | - | - | 271 | 0 | 313 | 0 | 375 | 0 | 480 | 0 | ps |
| 0.3 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 418 | 0 | 480 | 0 | 594 | 0 | ps |

Note: Shaded area indicates the slew rate combinations not supported.

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 22: I nput Slew Rate derating for NV-DDR2 differential (VccQ = 1.7-1.95V)

| DQ slew rate V/ns | $\Delta^{t}$ DS, $\Delta^{\text {t }}$ DH Derating (ps) <br> $\mathrm{V}_{\mathrm{IH}(\mathrm{AC})} / \mathrm{V}_{\mathrm{IL}(\mathrm{AC})}=\mathrm{V}_{\mathrm{REF}}+/-250 \mathrm{mV}, \mathrm{V}_{\mathrm{IH}(\mathrm{DC})} / \mathrm{V}_{\text {IL(DC) }}=\mathrm{V}_{\mathrm{REF}}+/-125 \mathrm{mV}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQS_t/ DQS_c Slew Rate |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $2 \mathrm{~V} / \mathrm{ns}$ |  | $1.8 \mathrm{~V} / \mathrm{ns}$ |  | $1.6 \mathrm{~V} / \mathrm{ns}$ |  | $1.4 \mathrm{~V} / \mathrm{ns}$ |  | $1.2 \mathrm{~V} / \mathrm{ns}$ |  | $1 \mathrm{~V} / \mathrm{ns}$ |  | $0.8 \mathrm{~V} / \mathrm{ns}$ |  | $0.6 \mathrm{~V} / \mathrm{ns}$ |  |  |
|  | tDH | tDH | t DH | tDH | tDH | tDH | tDH | tDH | tDH | tDH | tDH | tDH | t DH | t DH | t DH | tDH |  |
| 2 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ps |
| 1.5 | 0 | 0 | 7 | 7 | - | - | - | - | - | - | - | - | - | - | - | - | ps |
| 1 | 0 | 0 | 7 | 7 | 16 | 16 | - | - | - | - | - | - | - | - | - | - | ps |
| 0.9 | 14 | 14 | 21 | 21 | 30 | 30 | 41 | 41 | - | - | - | - | - | - | - | - | ps |
| 0.8 | 31 | 31 | 38 | 38 | 47 | 47 | 58 | 58 | 73 | 73 | - | - | - | - | - | - | ps |
| 0.7 | - | - | 61 | 61 | 69 | 69 | 80 | 80 | 90 | 90 | 116 | 116 | - | - | - | - | ps |
| 0.6 | - | - | - | - | 99 | 99 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | - | - | ps |
| 0.5 | - | - | - | - | - | - | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | ps |
| 0.4 | - | - | - | - | - | - | - | - | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | ps |
| 0.3 | - | - | - | - | - | - | - | - | - | - | 225 | 225 | 225 | 225 | 225 | 225 | ps |

Note: Shaded area indicates the slew rate combinations not supported.
Table 23: I nput Slew Rate derating for NV-DDR3 single-ended (Vcca = 1.14-1.26V)

| DQ slew rate V/ns |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | DQS | ew Rat |  |  |  |  |  |  |  |  |  |  |
|  | $2 \mathrm{~V} / \mathrm{ns}$ |  | 1.5V/ ns |  | $1 \mathrm{~V} / \mathrm{ns}$ |  | 0.9V/ ns |  | 0.8V/ns |  | 0.7V/ns |  | 0.6V/ ns |  | 0.5V/ ns |  | $0.4 \mathrm{~V} / \mathrm{ns}$ |  | 0.3V/ ns |  |  |
|  | ${ }^{\text {to }}$ D | ${ }^{\text {t }} \mathrm{DH}$ | ${ }^{\text {t }}$ - ${ }^{\text {H }}$ | ${ }^{\text {t }}$ DH |  | ${ }^{\text {t }} \mathrm{D}$ | ${ }^{\text {to }}$ - | ${ }^{\text {¢ DH }}$ | ${ }^{\text {t }}$ - | ${ }^{\text {t }}$ - | ${ }^{\text {to }}$ | ${ }^{\text {to }}$ - | ${ }^{\text {to }}$ - | ${ }^{\text {t }}$ - | ${ }^{\text {t }}$ DH | ${ }^{\text {t }}$ - | ${ }^{\text {t }} \mathrm{DH}$ | ${ }^{\text {t }}$ - | ${ }^{\text {t }}$ DH | ${ }^{\text {t }}$ - |  |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ps |
| 1.5 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | ps |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | 0 | 25 | 0 | - | - | - | - | - | - | - | - | - | - | ps |
| 0.9 | - | - | 0 | 0 | 11 | 0 | 22 | 0 | 36 | 0 | 54 | 0 | - | - | - | - | - | - | - | - | ps |
| 0.8 | - | - | - | - | 25 | 0 | 39 | 0 | 50 | 0 | 68 | 0 | 92 | 0 | - | - | - | - | - | - | ps |
| 0.7 | - | - | - | - | - | - | 54 | 0 | 68 | 0 | 86 | 0 | 110 | 0 | 143 | 0 | - | - | - | - | ps |
| 0.6 | - | - | - | - | - | - | - | - | 92 | 0 | 110 | 0 | 133 | 0 | 167 | 0 | 217 | 0 | - | - | ps |
| 0.5 | - | - | - | - | - | - | - | - | - | - | 143 | 0 | 167 | 0 | 200 | 0 | 250 | 0 | 333 | 0 | ps |
| 0.4 | - | - | - | - | - | - | - | - | - | - | - | - | 217 | 0 | 250 | 0 | 300 | 0 | 383 | 0 | ps |
| 0.3 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 333 | 0 | 383 | 0 | 467 | 0 | ps |

Note: Shaded area indicates the slew rate combinations not supported.

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 24: Input Slew Rate derating for NV-DDR3 differential (VccQ = 1.14-1.26V)

| DQ slew rate V/ ns | $\Delta^{t} \mathrm{DS}, \Delta^{t}$ DH Derating (ps) <br> $\mathrm{V}_{\mathrm{IH}(\mathrm{AC})} / \mathrm{V}_{\mathrm{IL}(\mathrm{AC})}=\mathrm{V}_{\mathrm{REF}}+/-\mathbf{2 5 0} \mathbf{m V}, \mathrm{V}_{\mathrm{IH}(\mathrm{DC})} / \mathrm{V}_{\text {IL(DC) }}=\mathrm{V}_{\mathrm{REF}}+/-\mathbf{1 2 5 m V}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQS_t/ DQS_c Slew Rate |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $2 \mathrm{~V} / \mathrm{ns}$ |  | $1.8 \mathrm{~V} / \mathrm{ns}$ |  | $1.6 \mathrm{~V} / \mathrm{ns}$ |  | 1.4 V/ ns |  | $1.2 \mathrm{~V} / \mathrm{ns}$ |  | $1 \mathrm{~V} / \mathrm{ns}$ |  | $0.8 \mathrm{~V} / \mathrm{ns}$ |  | $0.6 \mathrm{~V} / \mathrm{ns}$ |  |  |
|  | tDH | tDH | tDH | tDH | tDH | tDH | tDH | tDH | tDH | tDH | tDH | t DH | tDH | tDH | t DH | t DH |  |
| 2 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ps |
| 1.5 | 0 | 0 | 6 | 6 | - | - | - | - | - | - | - | - | - | - | - | - | ps |
| 1 | 0 | 0 | 6 | 6 | 13 | 13 | - | - | - | - | - | - | - | - | - | - | ps |
| 0.9 | 11 | 11 | 17 | 17 | 24 | 24 | 33 | 33 | - | - | - | - | - | - | - | - | ps |
| 0.8 | 25 | 25 | 31 | 31 | 38 | 38 | 46 | 46 | 58 | 58 | - | - | - | - | - | - | ps |
| 0.7 | - | - | 48 | 48 | 55 | 55 | 64 | 64 | 75 | 75 | 75 | 75 | - | - | - | - | ps |
| 0.6 | - | - | - | - | 79 | 79 | 88 | 88 | 100 | 100 | 100 | 100 | 100 | 100 | - | - | ps |
| 0.5 | - | - | - | - | - | - | 121 | 121 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | ps |
| 0.4 | - | - | - | - | - | - | - | - | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | ps |
| 0.3 | - | - | - | - | - | - | - | - | - | - | 175 | 175 | 175 | 175 | 175 | 175 | ps |

Note: Shaded area indicates the slew rate combinations not supported.
Figure 9: Nominal Slew Rate for Data Setup Time ('DS), NV-DDR2/ NV-DDR3 only


## UT81NDQ512G8T

Figure 10: Tangent Line for Data Setup Time ('DS), NV-DDR2/ NV-DDR3 only


Illustration of tangent line for setup time ${ }^{\text {t }}$ DS

Figure 11: Nominal Slew Rate for Data Hold Time ('DH), NV-DDR2/ NV-DDR3 only

$$
\underset{\text { rising signal }}{\text { Hold slew rate }}=\frac{\mathrm{V}_{\mathrm{REF}(\mathrm{DC})^{-}} \mathrm{V}_{\mathrm{IL}(\mathrm{DC})}(\mathrm{MAX})}{\Delta \mathrm{TR}} \quad \begin{gathered}
\text { Hold slew rate } \\
\text { falling signal }
\end{gathered}=\frac{\mathrm{V}_{\mathrm{IH}(\mathrm{DC})}(\mathrm{MIN})-\mathrm{V}_{\mathrm{REF}(\mathrm{DC})}}{\Delta T F}
$$

## UT81NDQ512G8T

Figure 12: Tangent Line for Data Hold Time ('DH), NV-DDR2/ NV-DDR3 only


## 11 Output slew rate

The output slew rate is tested using the following setup with only one die per DQ channel.
$\left.\begin{array}{|l|c|c|c|}\hline \text { Parameter } & \begin{array}{c}\text { Asynchronous } \\ \text { Interface }\end{array} & \begin{array}{c}\text { NV-DDR2/ NV-DDR3 } \\ \text { Single-Ended }{ }^{1}, 2\end{array} & \begin{array}{c}\text { NV-DDR2/ NV-DDR3 } \\ \text { Differential }\end{array} \\ \hline \text { VoL(DC) }\end{array}\right]$

UT81NDQ512G8T

| Parameter | Asynchronous Interface ${ }^{1}$ | NV-DDR2/ NV-DDR3 Single-Ended ${ }^{1,2}$ | NV-DDR2/ NV-DDR3 Differential ${ }^{1,2}$ |
| :---: | :---: | :---: | :---: |
| Output slew rate rising edge | [ $\mathrm{VOH}(\mathrm{AC})-\mathrm{Vol}(\mathrm{DC})$ ]/tRISE | [ $\mathrm{VOH}(\mathrm{AC})-\mathrm{VoL}(\mathrm{AC})$ ]/RISE | [VoHdiff(AC) - Voldiff(AC)]/tRISEdiff |
| Output slew rate falling edge | [ $\mathrm{VOH}(\mathrm{DC})-\mathrm{Vol}(\mathrm{AC})]^{\text {/ }}$ FALL | [ $\mathrm{Voh}(\mathrm{AC)}$ - $\mathrm{Vol}(\mathrm{AC})$ ]/「FALL | [VoHdiff(AC) - Voldiff(AC)]/TFALLdiff |
| Output reference load ${ }^{3}$ | 5pf to Vss |  |  |
| Temperature range | $\mathrm{T}_{\mathrm{A}}$ |  |  |

## Notes:

1) $1.8 \mathrm{~V} \mathrm{~V}_{\mathrm{CCO}}$ is required for Asynchronous and NV-DDR2 operations.
2) $1.2 \mathrm{~V} \mathrm{~V}_{\mathrm{CCQ}}$ is required for NV-DDR3 operations.
3) $V_{T T}$ is $0.5 \times V_{\text {CCQ }}$.

Table 25: Output Slew Rate for Single-Ended Asynchronous, or NV-DDR2 (Vcco = 1.7-1.95V) Without ZQ Calibration

| Output Drive Strength | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| 25 ohms | 0.85 | 5 | V/ns |
| 35 ohms | 0.75 | 4 | V/ns |
| 50 ohms | 0.6 | 4 | V/ns |

Table 26: Output Slew Rate for Differential NV-DDR2 (VccQ = 1.7-1.95V) Without ZQ Calibration

| Output Drive Strength | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| 25 ohms | 1.7 | 10.0 | V/ns |
| 35 ohms | 1.5 | 8.0 | $\mathrm{~V} / \mathrm{ns}$ |
| 50 ohms | 1.2 | 8.0 | $\mathrm{~V} / \mathrm{ns}$ |

Table 27: Output Slew Rate for Differential NV-DDR2 (VccQ = 1.7-1.95V) With ZQ Calibration

| Output Drive Strength | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| 25 ohms | 2.4 | 10.0 | $\mathrm{~V} / \mathrm{ns}$ |
| 35 ohms | 2.16 | 8.0 | $\mathrm{~V} / \mathrm{ns}$ |
| 50 ohms | 1.8 | 7.0 | $\mathrm{~V} / \mathrm{ns}$ |

Table 28: Output Slew Rate Matching Ratio for NV-DDR2/ NV-DDR3 Without ZQ Calibration

| Drive Strength | Min | Max |
| :--- | :---: | :---: |
| Output slew rate matching ratio (pull-up to pull-down) | 0.7 | 1.4 |

## Notes:

1) The output slew rate mismatch is determined by the ratio of fast slew rate and slow slew rate. If the rising edge is faster than the falling edge, then divide the rising slew rate by the falling slew rate. If the falling edge is faster than the rising edge, then divide the falling slew rate by the rising slew rate.
2) The output slew rate mismatch is verified by design and characterization; it may not be subject to production testing.

## UT81NDQ512G8T

Table 29: Output Slew Rate for Single-Ended NV-DDR3 (VccQ = 1.14-1.26V) With ZQ Calibration

| Output Drive Strength | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| 35 ohms | 0.72 | 4 | V/ns |
| 50 ohms | 0.6 | 3.5 | V/ns |

Table 30: Output Slew Rate for Differential NV-DDR3 (VccQ = 1.14-1.26V) With ZQ Calibration

| Output Drive Strength | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| 35 ohms | 1.44 | 8.0 | V/ns |
| 50 ohms | 1.2 | 7.0 | V/ns |

Table 31: Output Slew Rate Matching Ratio for NV-DDR2/ NV-DDR3 Without ZQ Calibration

| Drive Strength | Min | Max |
| :--- | :---: | :---: |
| Output slew rate matching ratio (pull-up to pull-down) | 0.7 | 1.3 |

## Notes:

1) The output slew rate mismatch is determined by the ratio of fast slew rate and slow slew rate. If the rising edge is faster than the falling edge, then divide the rising slew rate by the falling slew rate. If the falling edge is faster than the rising edge, then divide the falling slew rate by the rising slew rate.
2) The output slew rate mismatch is verified by design and characterization; It may not be subject to production testing.

Slew rates are measured under normal SSO conditions with a half of the DQ signals per data byte driving HIGH and a half of the DQ signals per data byte driving LOW. The output slew rate is measured per individual DQ signal.

4Tb TLC NAND Flash

## UT81NDQ512G8T

## 12 Electrical specifications

Stresses greater than those listed can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not guaranteed. Exposure to absolute maximum rating conditions for extended periods can affect reliability.

### 12.1 Absolute Maximum DC Ratings

| Parameter |  | Symbol | Min ${ }^{1}$ | Max ${ }^{1}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\mathrm{CC}}=3.3 \mathrm{~V} \text { and } \mathrm{V}_{\mathrm{CCQ}}=1.8 \mathrm{~V}$ nominal | V CC supply voltage | $V_{\text {cc }}$ | -0.6 | 4.6 | V |
|  | Voltage Input | $\mathrm{V}_{\text {IN }}$ | -0.2 | 2.4 | V |
|  | Vcco supply voltage | Vcco | -0.2 | 2.4 | V |
| $V_{\mathrm{cc}}=3.3 \mathrm{~V} \text { and } \mathrm{V}_{\mathrm{ccQ}}=1.2 \mathrm{~V}$nominal | VCC supply voltage | $\mathrm{V}_{\text {cc }}$ | -0.6 | 4.6 | V |
|  | Voltage Input | VIN | -0.2 | 1.5 | V |
|  | VcCo supply voltage | Vcco | -0.2 | 1.5 | V |
| $\mathrm{V}_{\text {PP }}$ supply voltage |  | $V_{\text {PP }}$ | -0.6 | 16.0 | V |
| $V_{\text {REFQ }}$ supply voltage |  | $V_{\text {REFQ }}$ | -0.2 | 2.4 | V |
| Storage temperature |  | TSTG | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

Note: 1. Voltage on any pin relative to $\mathrm{V}_{\mathrm{ss}}$.

### 12.2 Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating temperature ${ }^{1}$ | Toper | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {cc }}$ Supply voltage ${ }^{2}$ | $\mathrm{V}_{\text {cc }}$ | 2.7 | 3.3 | 3.6 | V |
| $\mathrm{V}_{\text {cco }}$ supply voltage (1.8V) ${ }^{2}$ | $V_{\text {cce }}$ | 1.7 | 1.8 | 1.95 | V |
| $\mathrm{V}_{\text {cco }}$ supply voltage (1.2V) ${ }^{2}$ |  | 1.14 | 1.2 | 1.26 | V |
| $\mathrm{V}_{\text {PP }} 12 \mathrm{~V}$ ( 10.8 V Min) configuration | $\mathrm{V}_{\text {PP }}$ | 10.8 | 12.0 | 13.2 | V |
| $\mathrm{V}_{\text {REFQ }}$ supply voltage | $V_{\text {REFO }}$ | $\begin{aligned} & 0.49 \mathrm{x} \\ & V_{\text {Vcci }} \end{aligned}$ | $0.5 \times \mathrm{V}$ cce | $\begin{gathered} 0.51 x \\ V_{c C 0} \end{gathered}$ | V |
| $\mathrm{V}_{\text {SS }}$ ground voltage | Vss | 0 | 0 | 0 | V |

## Notes:

1) Operating temperature ( $\mathrm{T}_{\mathrm{OPER}}$ ) is the case surface temperature on the center/top of the NAND.
2) AC Noise on the supply voltages shall not exceed $+/-3 \%(10 \mathrm{kHz}$ to 800 MHz$)$. AC and DC noise together shall stay within the Min-Max range specified in this table.

### 12.3 Operational Environment ${ }^{4}$

| Symbol | Parameter | Limit | Units |
| :---: | :---: | :---: | :---: |
| TID ${ }^{1}$ | Total Ionizing Dose | 50 | krad(Si) |
| SEL ${ }^{2}$ | Single Event Latchup Immunity | $\leq 55$ | MeV - $\mathrm{cm}^{2} / \mathrm{mg}$ |
| SEU3 | Single Event Upset Immunity | TBD | $\mathrm{MeV}-\mathrm{cm}^{2} / \mathrm{mg}$ |
| SER ${ }^{3}$ | Soft Error Rate | TBD | Errors/bit-day |


| SEFI | Single Event Functional Interrupt | TBD | $\mathrm{MeV}-\mathrm{cm}^{2} / \mathrm{mg}$ |
| :---: | :--- | :---: | :---: |

## Notes:

1) For devices procured with a total ionizing dose tolerance guarantee, post-irradiation performance is guaranteed at $25^{\circ} \mathrm{C}$ per MI L-STD-883 Method 1019, Condition A at an effective dose rate of $1 \mathrm{rad}(\mathrm{Si}) / \mathrm{sec}$ up to maximum TID level procured.
2) Performed at $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCQ}}=1.95 \mathrm{~V}$ and $85^{\circ} \mathrm{C}$.
3) Performed at $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=1.7 \mathrm{~V} / 1.14 \mathrm{~V}$ and $25^{\circ} \mathrm{C}$.
4) Radiation testing is performed without $V_{\mathrm{Pp}}$. $\mathrm{V}_{\mathrm{PP}}$ operations should not be used in a radiation environment. Devices using $\mathrm{V}_{\mathrm{PP}}$ operations in a radiation environment will not be warrantied.

### 12.4 Valid Block per LUN

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Valid block number | NVB | 1912 | 2016 | Blocks | 1 |

## Notes:

1) Invalid blocks are blocks that contain one or more bad bits beyond ECC. The device may contain bad blocks upon shipment. Additional bad blocks may develop over time; however, the total number of available blocks will not drop below NVB during the endurance life of the device. Do not erase or program blocks marked invalid from the factory.

### 12.5 Package Electrical Specification and Pad Capacitance

The capacitance delta values in Table 32 measure the pin-to-pin capacitance for all LUNs within a package, including across data buses if the package has the same number of LUNs per x8 data bus (i.e. package channel). The capacitance delta values are not measured across data buses if the package has a different number of LUNs per x8 data bus.
For

## UT81NDQ512G8T

Table 33, Zo applies to DQ[7:0], DQS_t, DQS_c, RE_t and RE_c. TdIO RE applies to RE_t and RE_c. Td o and Tdo_Mismatch applies to DQ[7:0], DQS_t and DQS_c. Mismatch and Delta values are required to be met across same data bus on given package (that is package channel), but not required across all channels on a given package. All other pins only need meet requirements described in Table 32. The DQ[7:0], DQS_t, DQS_c, RE_t and RE_c pins only need to meet the requirements in

## UT81NDQ512G8T

Table 33.
For each signal group defined below for Table 32, a typical capacitance value is defined and reported for each NAND Target within a package. The signal groups include all signal group pins in a single package even if the pins belong to separate I/O channels unless the package has a different number of LUNs per x8 data bus. If the package has a different number of LUNs per x8 data bus than the signal group pins are separated per each x8 data bus.

Table 32: I nput Capacitance: 132-Ball BGA Package

| Description | Symbol | Min | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance (ALE, CLE, WE\#) | Cin | 8.0 | 10.0 | 12.0 | pF | 3 |
| Input capacitance (CE\#, WP\#) | Cother | - | - | 12.0 | pF |  |
| Delta input capacitance | DCin | - | - | 2 | pF |  |

## Notes:

1) Verified in device characterization; not $100 \%$ tested.
2) Test conditions: $\mathrm{TA}=25^{\circ} \mathrm{C}, f=100 \mathrm{MHz}, \mathrm{VIN}=0 \mathrm{~V}$.
3) Values for $\mathrm{C}_{\mathrm{IN}}$ (TYP) are estimates.

Table 33: Package Electrical Specifications

| Description | Symbol | < $=400 \mathrm{MI} / \mathrm{s}$ |  |  | 533 MI/ s |  |  | 667 MI/ s |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Input/Output ZPKG | Zo | 35 | - | 90 | 35 | - | 90 | 35 | - | 90 | Ohms | 1 |
| Delta Zpkg for DQS_t and DQS_c | DZo dQS | - | - | 10 | - | - | 10 | - | - | 10 | Ohms | 8 |
| Input/Output Package delay | Tdıo | - | - | 160 | - | - | 160 | - | - | 145 | ps | 1 |
| Input/Output Package delay | Tdio RE | - | - | 160 | - | - | 160 | - | - | 145 | ps | 1 |
| Input/Output <br> Package delay mismatch | Tdio Mismatch | - | - | 50 | - | - | 40 | - | - | 40 | ps | 6 |
| Delta package delay for DQS_t and DQS_c | DZdıo dQs | - | - | 10 | - | - | 10 | - | - | 10 | ps |  |
| Delta Zpkg for RE_t and RE_c | DZode | - | - | 10 | - | - | 10 | - | - | 10 | Ohms |  |
| Delta package delay for RE_t and RE_C | DGio | - | - | 10 | - | - | 10 | - | - | 10 | ps |  |

Notes:

1) Z requirements.
2) Td ${ }_{10}$ apply to DQ[7:0], DQS_t, and DQS_c. All other pins only need to meet Table 32 requirements.
3) Test conditions: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},-f=100 \mathrm{MHz}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$.
4) Verified in device characterization; not $100 \%$ tested. The package parasitic (L \& C) are validated using package only samples. The capacitance is measured with $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CQQ}}, \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{SS}}$ shorted with all other signal pins floating. The inductance is measured with $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CCQ}}, \mathrm{V}_{S S}$, and $\mathrm{V}_{S S Q}$ shorted and all other signal pins shorted at the die side (not pin).
5) Package only impedance ( $Z_{P K G}$ ) is calculated based on the $L_{P K G}$ and $C_{P K G}$ total for a given pin where: $Z_{\text {PKG }}$ (total per pin) $=$ SQRT( $\left.L_{\text {PKG }} / C_{\text {PKG }}\right)$.
6) Mismatch for $T_{d_{I} O}$ ( $T_{d_{I O}}$ Mismatch) is calculated based on $L_{\text {PKG }}$ and $C_{\text {PKG }}$ total for a given pin where: $T_{\text {PKG }}($ total per pin) $=$ SQRT(LPKG * $\mathrm{C}_{\text {PKG }}$ ).
7) Package only delay ( $T_{\text {PKG }}$ ) is calculated based on $L_{\text {PKG }}$ and $C_{\text {PKG }}$ total for a given pin where: $T_{\text {PKGG }}($ total per pin) $=$ SQRT( $\left.L_{\text {PKG }}{ }^{*} \mathrm{C}_{\text {PKG }}\right)$.
8) Delta for DQS is Absolute value of $Z_{10}\left(D Q S \_t-Z_{o}\left(D Q S_{-} c\right)\right.$ ) for impedance ( $Z$ ) or absolute value of $T d_{1}\left(D Q S_{-} t\right)$ Tdio(DQS_c) for delay (Td).
9) Delta for $\overline{R E}$ is Absolute value of $Z_{\circ}\left(R E_{-} t-Z_{o}\left(R E_{-} c\right)\right)$ for impedance ( $Z$ ) or absolute value of $T d_{1}\left(R E_{-} t\right)-T d_{\perp}\left(R E \_c\right)$ for delay (Td).

## UT81NDQ512G8T

Table 34：LUN Pad Specifications

| Description | Symbol | ＜＝400 MT／s |  |  | 533 MI／s |  |  | 667 MII／s |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | тур | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Input／Output Pad capacitance | C＿Padıo | － | － | 1.6 | － | － | 1.6 | － | － | 1.6 | pF | 1 |
| ZQ Pad capacitance | C＿Padzo | － | － | 1.84 | － | － | 1.84 | － | － | 1.84 | pF | 1 |
| Delta Input／Output Pad capacitance for DQS＿t and DQS＿c | D＿C＿Padio dos | 0 | － | 0.2 | 0 | － | 0.2 | 0 | － | 0.2 | pF | 4 |
| Delta Input／Output Pad capacitance for RE＿t and RE＿C | D＿C＿Padio RE | 0 | － | 0.2 | 0 | － | 0.2 | 0 | － | 0.2 | pF | 5 |

Notes：
1）LUN Pad capacitances apply to $\operatorname{DQ[7:0],~DQS\_ t,~DQS\_ c,~RE\_ t,~and~RE\_ c.~All~other~LUN~pads~only~need~to~meet~ONFI~}$ legacy capacitance requirements．
2）Verified in device characterization；not $100 \%$ tested．These parameters are not subject to a production test．They are verified by design and characterization．The capacitance is measured according to JEP147（＂PROCEDURE FOR MEASURI NG INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER（VNA）＂）with Vcc，V $\mathrm{V}_{\mathrm{CCQ}}, \mathrm{V}_{\mathrm{ss}}$ ，and $\mathrm{V}_{\mathrm{sSQ}}$ applied and all other pins floating（except the pin under test）． $\mathrm{V}_{\mathrm{CCO}}=1.2 \mathrm{~V}, \mathrm{VBIAS}=\mathrm{V}_{\mathrm{CCQ}} / 2$ and on－die termination off．
3）These parameters apply to monolithic LUN，obtained by de－embedding the package $L$ \＆$C$ parasitics．

5）Delta for $R E$ is Absolute value of $C_{-} \overline{P A D}_{\perp}\left(R E_{-} t\right)-C_{-} P A D_{\perp}\left(R E_{-} c\right)$ ． ELECTRONICS

4Tb TLC NAND Flash

## UT81NDQ512G8T

12.6 DC Characteristics and Operating Conditions (Asynchronous I nterface) $\mathbf{1 . 8}$ Vcca

| Parameter | Conditions | Symbol | Single plane Typ ${ }^{1}$ | Two plane Typ ${ }^{1}$ | Four plane Typ ${ }^{1}$ | Max average ${ }^{1}$ | Max single operation ${ }^{1}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Array read current (active) | SLC Mode Snap Read operation - without Vpp | $\mathrm{ICcI}_{\text {A }}{ }^{5}$ | 33 | - | - | 38 | 38 | mA |
|  | SLC Mode operation Without $\mathrm{V}_{\mathrm{Pp}}$ | $\mathrm{ICCl}_{\text {_ }}$ | 35 | 51 | 66 | 80 | 80 |  |
|  | TLC Mode Snap Read operation - without $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{ICcI}_{\text {A }}{ }^{5}$ | 26 | - | - | 33 | 37 |  |
|  | TLC Mode operation without $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{ICCl}_{\text {_ }}$ | 29 | 42 | 56 | 62 | 68 |  |
|  | - | $\mathrm{I}_{\text {ccol_A }}$ | 1.5 |  |  | 5 |  |  |
| Array program current (active) | SLC Mode operation without $\mathrm{V}_{\text {PP }}$ | $\mathrm{ICCL}_{-}$ | 31 | 40 | 50 | 60 | 61 | mA |
|  | TLC Mode operation without $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{ICC2}_{-} \mathrm{A}$ | 30 | 42 | 53 | 58 | 65 |  |
|  | - | $\mathrm{ICCQ2}_{\text {_ }}$ | 2 |  |  | 8 |  |  |
| Erase current (active) | without $\mathrm{V}_{\text {PP }}$ | $\mathrm{I}_{\text {c¢3_A }}$ | 25 | 30 | 36 |  | 55 | mA |
|  | - | 1 CCOB _ ${ }^{\text {a }}$ | 1.5 |  |  | 5 |  |  |
| I/O burst read current | ${ }^{\text {tr }}$ C $={ }^{\text {tRC }}$ ( MIN) ; Iout $=0 \mathrm{~mA}$ | ICCAR_A | 8 |  |  | 10 |  | mA |
|  |  | $I_{\text {ccair_A }}$ | 6 |  |  | 10 |  |  |
| I/O burst write current | ${ }^{\text {tw }} \mathrm{WC}={ }^{\text {² }} \mathrm{WC}(\mathrm{MIN})$ | ICcaw_A | 10 |  |  | 13 |  | mA |
|  |  | ICCQ4w_A | 6 |  |  | 10 |  |  |
| Bus idle current | - | $\mathrm{I}_{\text {CC5_A }}$ | 5 |  |  | 7 |  | mA |
|  |  | Iccos_A | 1 |  |  | 7 |  |  |
| Current during first RESET command after power-on | - | $\mathrm{I}_{\text {cc6 }}$ | 38 |  |  | 68 |  | mA |
| Power-up peak current ( $\mathrm{V}_{\text {cc }}$ ) | - | $\mathrm{I}_{\text {cc_Peak_Up }}{ }^{4}$ | - |  |  | 20 |  | mA |
| Power-down peak current (Vcc) | - | $I_{\text {cc_Peak_Down }}{ }^{4}$ | - |  |  | 20 |  | mA |
| Power-up peak current ( $\mathrm{V}_{\text {ccQ }}$ ) | - | Icco_Peak_Up ${ }^{4}$ | - |  |  | 10 |  | mA |
| Power-down peak current ( $\mathrm{V}_{\mathrm{cca}}$ ) | - | Iccea Peak_Down $^{4}$ | - |  |  | 15 |  | mA |
| Standby current $V_{\mathrm{CC}}$ | $\begin{gathered} \mathrm{CE} \#=\mathrm{V}_{\mathrm{cCQ}}-0.2 \mathrm{~V} ; \\ \mathrm{WP}=0 \mathrm{~V} / \mathrm{V}_{\mathrm{ccQ}} \end{gathered}$ | $I_{\text {SB }}$ | 15 |  |  | 75 |  | $\mu \mathrm{A}$ |

4Tb TLC NAND Flash
UT81NDQ512G8T

| Parameter | Conditions | Symbol | Single plane Typ ${ }^{1}$ | Two plane Typ ${ }^{1}$ | Four plane Typ ${ }^{1}$ | Max average $^{1}$ | Max single operation ${ }^{1}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby current VcCo | $\begin{gathered} \mathrm{CE} \#=\mathrm{V}_{\mathrm{cCO}}-0.2 \mathrm{~V} ; \\ \mathrm{WP} \#=0 \mathrm{~V} / \mathrm{V}_{\mathrm{ccQ}} \end{gathered}$ | Isbo |  | 10 |  |  | 50 | $\mu \mathrm{A}$ |
| Staggered power-up current |  | $I_{\text {St }}$ |  | - |  |  | 10 | mA |

## Notes:

1) All values are per die (LUN) unless otherwise specified.
2) During $I_{\text {sBQ }}$ testing, DQS_t/DQS_c, RE_t/RE_c, and DQ[7:0] are floating.
3) During I lcc testing, on-die termination (ODT) is not enabled.
4) For the Icc_peak and Iccc_peak currents the entire duration of the operation should be considered when calculating the maximum average current of the worst case $1 \mu \mathrm{~s}$ subset of the operation.
5) These Snap Read operations are measured based on SR[5] busy time.

### 12.7 DC Characteristics (NV-DDR2, NV-DDR3)

Table 35: DC Characteristics and Operating Conditions (NV-DDR2 Interface) 1.8V VccQ


## UT81NDQ512G8T

| Parameter | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Notes:

1) All values are per die (LUN) unless otherwise specified.
2) During $I_{\text {sbQ }}$ testing, $D Q S-t / D Q S \_c, R E_{-} t / R E \_c$, and $D Q[7: 0]$ are floating.
3) For speeds up to $200 \mathrm{MT} / \mathrm{s}$.
4) For speeds greater than $200 \mathrm{MT} / \mathrm{s}$ up to $400 \mathrm{MT} / \mathrm{s}$.
5) For speeds greater than $400 \mathrm{MT} / \mathrm{s}$.
6) During I Icc testing, on-die termination (ODT) is not enabled.
7) For the $I_{\text {cc_Peak }}$ and $I_{\text {cce_Peak }}$ currents the entire duration of the operation should be considered when calculating the maximum average current of the worst case $1 \mu \mathrm{~s}$ subset of the operation.
8) $N / A$
9) For speeds up to $200 \mathrm{MT} / \mathrm{s}$, speeds greater than $200 \mathrm{MT} / \mathrm{s}$ up to $400 \mathrm{MT} / \mathrm{s}$ and speeds greater than $400 \mathrm{MT} / \mathrm{s}$, two-LUN-per-channel's I ccQ4R MAX may increase by $10 \%$ when comparing with one LUN-per-channel's.

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 36: DC Characteristics and Operating Conditions (NV-DDR3 Interface) 1.2V Vcca


## UT81NDQ512G8T

| Parameter | Conditions | Symbol | Single plane Typ ${ }^{1}$ | Two plane Typ ${ }^{1}$ | Four plane Typ ${ }^{1}$ | Max average ${ }^{1}$ | $\begin{gathered} \text { Max } \\ \text { single } \\ \text { operation } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-down peak current ( $\mathrm{V}_{\text {cco }}$ ) | - | I CCQ_Peak_Down ${ }^{7}$ |  | - |  |  | 15 | mA |
| Standby current $V_{\text {cc }}$ | $\begin{gathered} \mathrm{CE} \#=\mathrm{V}_{\mathrm{CCO}}-0.2 \mathrm{~V} ; \\ \mathrm{WP} \#=0 \mathrm{~V} / \mathrm{V}_{\mathrm{CCO}} \end{gathered}$ | $\mathrm{I}_{\text {SB }}$ |  | 15 |  |  | 75 | $\mu \mathrm{A}$ |
| Standby current VCce | $\begin{gathered} C E \#=V_{C C Q}-0.2 \mathrm{~V} \\ \mathrm{WP} \#=0 \mathrm{~V} / \mathrm{V}_{\mathrm{CCQ}} \end{gathered}$ | $\mathrm{I}_{\text {SBQ }}$ |  | 10 |  |  | 50 | $\mu \mathrm{A}$ |

Notes:

1) All values are per die (LUN) unless otherwise specified.
2) During $\mathrm{I}_{\text {SBQ }}$ testing, DQS_t/DQS_c, RE_t/RE_c, and DQ[7:0] are floating.
3) For speeds up to $200 \mathrm{MT} / \mathrm{s}$.
4) For speeds greater than 200MT/s up to 400MT/s.
5) For speeds greater than $400 \mathrm{MT} / \mathrm{s}$ up to 667MT/s.
6) During $\mathrm{I}_{\mathrm{cc}}$ testing, on-die termination (ODT) is not enabled.
7) For the $I_{C C \text { Peak }}$ and $I_{C C Q}$ Peak currents the entire duration of the operation should be considered when calculating the maximum average current of the worst case $1 \mu \mathrm{~s}$ subset of the operation.
8) $N / A$
9) For speeds up to $200 \mathrm{MT} / \mathrm{s}$, speeds greater than $200 \mathrm{MT} / \mathrm{s}$ up to $400 \mathrm{MT} / \mathrm{s}$ and speeds greater than $400 \mathrm{MT} / \mathrm{s}$, two-LUN-per-channel's I ccQ4R MAX may increase by $10 \%$ when comparing with one-LUN-per-channel's.

## UT81NDQ512G8T

### 12.8 DC Characteristics (VccQ)

Table 37: Asynchronous DC Characteristics and Operating Conditions (1.8V VccQ)

| Parameter | Conditions | Symbol | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC input high voltage | CE\#, DQ[7:0], DQS, ALE, CLE, WE\#, RE\#, WP\# | $\mathrm{V}_{\text {IH(AC) }}$ | $0.8 \times \mathrm{Vcco}$ | - | $\mathrm{V}_{\text {cco }}+0.3$ | V |  |
| AC input low voltage |  | $\mathrm{V}_{\text {ILIAC }}$ | -0.3 | - | $0.2 \times V$ cce | V |  |
| DC input high voltage | DQ[7:0], DQS, ALE, CLE, WE\#, RE\# | $\mathrm{V}_{\mathrm{H}}(\mathrm{DC})$ | $0.7 \times \mathrm{Vcco}$ | - | Vcco +0.3 | V |  |
| DC input low voltage |  | VILIDC) | -0.3 | - | $0.3 x \mathrm{~V}$ cce | V |  |
| Input leakage current | Any input $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cco }}$ | 1 l | - | - | $\pm 10$ | $\mu \mathrm{A}$ | 1 |
| Output leakage current | DQ are disabled; Vout $=\mathrm{V}_{\text {cce }}$ | ILo_PD | - | 0.3 | 1 | $\mu \mathrm{A}$ | 4 |
|  | DQ are disabled; Vout $=0 \mathrm{~V}$; ODT disabled | Itopu | - | 0.9 | 5 | $\mu \mathrm{A}$ | 4 |
| Output low current (R/B\#) | $\mathrm{VoL}=0.2 \mathrm{~V}$ | Iol (R/B\#) | 3 | 4 | - | mA | 2 |

## Notes:

1) All leakage currents are per die (LUN). For example, four die (LUNs) have a maximum leakage current of $\pm 40 \mu \mathrm{~A}$.
2) DC characteristics may need to be relaxed if R/B\# pull-down strength is not set to full strength. See the User Manual, Feature Address 81h: Programmable R/B\# Pull-Down Strength table, in the Configuration Operations section, for additional details.
3) See the Overshoot/Undershoot Parameters table in the AC Overshoot / Undershoot Specifications section.
4) Absolute leakage value per I/O per NAND LUN (DQ[7:0], DQS_t, DQS_c, RE_t, RE_c).

Table 38: NV-DDR2 DC Characteristics and Operating Conditions for Single-Ended Signals (1.8V VccQ)

| Parameter | Conditions | Symbol | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC input high voltage | DQ[7:0], DQS, ALE, CLE, WE\#, RE\# | ViH(AC) | $\mathrm{V}_{\text {REFQ }}+0.250$ | - | - | V | 4 |
| AC input low voltage |  | VILAC) | - | - | $V_{\text {ReFQ }}+0.250$ | V | 4 |
| AC input high voltage | CE\#, WP\# | $\mathrm{V}_{\text {IH(AC) }}$ | $0.8 \times \mathrm{Vcco}$ | - | Vcco +0.3 | V | 4 |
| AC input low voltage |  | VIL(AC) | -0.3 |  | $0.2 \times \mathrm{Vcco}$ | V | 4 |
| DC input high voltage | DQ[7:0], DQS, ALE, CLE, WE\#, RE\# | $\mathrm{V}_{\text {IH( }}$ ( $)$ | $\mathrm{V}_{\text {REFQ }}+0.125$ | - | $\mathrm{V}_{\text {cco }}+0.3$ | V | 2 |
| DC input low voltage |  | $\mathrm{V}_{\text {LILD }}$ | -0.3 | - | $\mathrm{V}_{\text {REFQ}}$-0.125 | V | 2 |
| DC input high voltage | CE\#, WP\# | $\mathrm{V}_{\mathrm{H}}(\mathrm{DC})$ | $0.7 \times \mathrm{V}$ cco | - | Vcco +0.3 | V |  |
| DC input low voltage |  | VILIDC) | -0.3 |  | $0.3 \times \mathrm{V}$ cco | V |  |
| Input leakage current | Any input $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cco }}$ | 14 | - | - | $\pm 10$ | $\mu \mathrm{A}$ | 1 |
| Output leakage current | $\begin{aligned} & \text { DQ are disabled; Vour }= \\ & V_{\text {cco }} \end{aligned}$ | ILo_PD | - | 0.3 | 1 | $\mu \mathrm{A}$ | 5 |
|  | DQ are disabled; Vout = OV; ODT disabled | ILo_pu | - | 0.9 | 5 | $\mu \mathrm{A}$ | 5 |
| Output low current (R/B\#) | $\mathrm{VoL}=0.2 \mathrm{~V}$ | $\begin{gathered} \mathrm{lol} \\ (\mathrm{R} / \mathrm{B} \#) \end{gathered}$ | 3 | 4 | - | mA | 3 |
| $\mathrm{V}_{\text {Refo }}$ leakage current | $\mathrm{V}_{\text {REFO }}=\mathrm{V}_{\mathrm{CCO}} / 2$ (all other pins not under test $=0 \mathrm{~V}$ ) | Ivrefo | - | - | $\pm 5$ | $\mu \mathrm{A}$ |  |

## Notes:

1) All leakage currents are per die (LUN). For example, four die (LUNs) have a maximum leakage current of $\pm 40 \mu \mathrm{~A}$.
2) These values are not defined. However, the single-ended signals (RE_t, RE_c, DQS_t, and DQS_c) need to be within the respective limits [ $\mathrm{V}_{\mathrm{IH}(\mathrm{DC})} \mathrm{Max}, \mathrm{V}_{\mathrm{IL}(\mathrm{DC})} \mathrm{Min}$ ] for single-ended signals as well as the limitations for overshoot and
undershoot.
3) DC characteristics may need to be relaxed if R/B\# pull-down strength is not set to full strength. See the User Manual, Feature Address 81h: Programmable R/B\# Pull-Down Strength table, in the Configuration Operations section, for additional details.
4) See the Overshoot/Undershoot Parameters table in the AC Overshoot / Undershoot Specifications section.
5) Absolute leakage value per I/O per NAND LUN (DQ[7:0], DQS_t, DQS_c, RE_t, RE_c).

Table 39: NV-DDR2 DC Characteristics and Operating Conditions for Differential Signals ( $\mathbf{1 . 8 V} \mathbf{V c c a )}$

| Parameter | Conditions | Symbol | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential AC input high voltage | DQS_t, DSQ_c, RE_t, RE_c | $\mathrm{V}_{\text {IHdiff(AC) }}$ | $\begin{gathered} 2 \times\left[V_{I H(A C)-}\right. \\ \left.V_{R E F}\right] \end{gathered}$ | - | See Note | V | 2 |
| Differential AC input low voltage |  | VILdiff(AC) | See Note | - | 2x[VEEF- <br> $\left.\mathrm{VILLAC)}^{2}\right]$ | V | 2 |
| Differential DC input high voltage | DQS_t, DSQ_c, RE_t, RE_c | $\mathrm{V}_{\text {IHdiff( }}$ (DC) | $\begin{gathered} 2 \times\left[V_{I H(A C)}\right. \\ \left.V_{R E F}\right] \end{gathered}$ | - | See Note | V | 2 |
| Differential DC input low voltage |  | VILdiff( ${ }^{\text {(DC) }}$ | See Note | - | $2 \times\left[V_{\text {REF }}-\right.$ <br> $\left.V_{I L(A C)}\right]$ | V | 2 |
| Input leakage current | Any input $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cce }}$ | 14 | - | - | $\pm 10$ | $\mu \mathrm{A}$ | 1 |
| Output leakage current | DQ are disabled; Vout = Vcco | ILo_PD | - | 0.3 | 1 | $\mu \mathrm{A}$ | 5 |
|  | $\text { DQ are disabled; Vout }=0 \mathrm{~V} \text {; }$ ODT disabled | ILo_PU | - | 0.9 | 5 | $\mu \mathrm{A}$ | 5 |
| Output low current (R/B\#) | $\mathrm{VoL}=0.2 \mathrm{~V}$ | IoL (R/B\#) | 3 | 4 | - | mA | 3 |
| $V_{\text {ReFQ }}$ leakage current | $\mathrm{V}_{\text {Refo }}=\mathrm{V}_{\text {ccol }} / 2$ (all other pins not under test=0V) | IVREFQ | - | - | $\pm 5$ | $\mu \mathrm{A}$ |  |

## Notes:

1) All leakage currents are per die (LUN). For example, four die (LUNs) have a maximum leakage current of $\pm 40 \mu \mathrm{~A}$.
2) These values are not defined. However, the single-ended signals (RE_t, RE_c, DQS_t, and DQS_c) need to be within the respective limits [ $\mathrm{V}_{1 H(D C)} \mathrm{Max}, \mathrm{V}_{1 L(D C)} \mathrm{Min}$ ] for single-ended signals as well as the limitations for overshoot and undershoot.
3) DC characteristics may need to be relaxed if $R / B \#$ pull-down strength is not set to full strength. See the User Manual, Feature Address 81h: Programmable R/B\# Pull-Down Strength table, in the Configuration Operations section, for additional details.
4) See the Overshoot/Undershoot Parameters table in the AC Overshoot / Undershoot Specifications section.
5) Absolute leakage value per I/O per NAND LUN (DQ[7:0], DQS_t, DQS_c, RE_t, RE_c).

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 40: NV-DDR3 DC Characteristics and Operating Conditions for Single-Ended Signals (1.2V Vccq)

| Parameter | Conditions | Symbol | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC input high voltage | DQ[7:0], DQS, ALE, CLE, WE\#, RE\# | ViH(AC) | $\mathrm{V}_{\text {REFQ }}+0.150$ | - | - | V | 4 |
| AC input low voltage |  | VIL(AC) | - | - | $\mathrm{V}_{\text {REFQ }}+0.150$ | V | 4 |
| AC input high voltage | CE\#, WP\# | $\mathrm{V}_{\text {IH(AC) }}$ | $0.8 \times \mathrm{V}$ cco | - | $\mathrm{V}_{\text {cco }}+0.3$ | V | 4 |
| AC input low voltage |  | VILIAC) | -0.3 |  | $0.2 \times \mathrm{V}$ cco | V | 4 |
| DC input high voltage | DQ[7:0], DQS, ALE, CLE, WE\#, RE\# | $\mathrm{V}_{\text {IH(DC) }}$ | $\mathrm{V}_{\text {REFQ }}+0.100$ | - | Vcco | V | 2 |
| DC input low voltage |  | VIL(DC) | Vsso | - | VREFQ-0.100 | V | 2 |
| DC input high voltage | CE\#, WP\# | VIH(DC) | 0.7xVcco | - | Vcco +0.3 | V |  |
| DC input low voltage |  | $\mathrm{V}_{\text {LILD }}$ | -0.3 |  | $0.3 x V_{\text {cce }}$ | V |  |
| Input leakage current | Any input $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to V cco | lu | - | - | $\pm 10$ | $\mu \mathrm{A}$ | 1 |
| Output leakage current | DQ are disabled; Vout = Vcco | ILo_PD | - | 0.3 | 1 | $\mu \mathrm{A}$ | 5 |
|  | DQ are disabled; Vout = OV; ODT disabled | ILo_pu | - | 0.9 | 5 | $\mu \mathrm{A}$ | 5 |
| Output low current (R/B\#) | $\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}$ | $\begin{gathered} \mathrm{lol} \\ (R / B \#) \end{gathered}$ | 3 | 4 | - | mA | 3 |
| $\mathrm{V}_{\text {Refo }}$ leakage current | $\mathrm{V}_{\text {REFO }}=\mathrm{V}_{\text {CCO }} / 2$ (all other pins not under test $=0 \mathrm{~V}$ ) | I VREFQ | - | - | $\pm 5$ | $\mu \mathrm{A}$ |  |

## Notes:

1) All leakage currents are per die (LUN). For example, four die (LUNs) have a maximum leakage current of $\pm 40 \mu \mathrm{~A}$.
2) These values are not defined. However, the single-ended signals (RE_t, RE_c, DQS_t, and DQS_c) need to be within the respective limits [ $\mathrm{V}_{\mathrm{IH}(\mathrm{DC})} \mathrm{Max}, \mathrm{V}_{\mathrm{IL}(\mathrm{DC})} \mathrm{Min}$ ] for single-ended signals as well as the limitations for overshoot and undershoot.
3) $D C$ characteristics may need to be relaxed if $R / B \#$ pull-down strength is not set to full strength. See the User Manual, Feature Address 81h: Programmable R/B\# Pull-Down Strength table, in the Configuration Operations section, for additional details.
4) See the Overshoot/Undershoot Parameters table in the AC Overshoot / Undershoot Specifications section.
5) Absolute leakage value per I/O per NAND LUN (DQ[7:0], DQS_t, DQS_c, RE_t, RE_c).

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 41: NV-DDR3 DC Characteristics and Operating Conditions for Differential Signals (1.2V Vccq)

| Parameter | Conditions | Symbol | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential AC input high voltage | DQS_t, DSQ_c, RE_t, RE_c | $\mathrm{V}_{\text {IHdiff(AC) }}$ | $\begin{gathered} 2 \times\left[\mathrm{V}_{\text {IH(AC) }}-\right. \\ \left.\mathrm{V}_{\mathrm{REF}}\right] \end{gathered}$ | - | See <br> Note | V | 2 |
| Differential AC input low voltage |  | VILdiff(AC) | See Note | - | $2 x\left[V_{\text {ReF }}-\right.$ <br> $\left.V_{\text {IL(AC) }}\right]$ | V | 2 |
| Differential DC input high voltage | DQS_t, DSQ_c, RE_t, RE_c | $\mathrm{V}_{\text {IHdifif( }}$ (DC) | $\begin{gathered} 2 \times\left[\mathrm{V}_{\text {IH(AC) }}-\right. \\ \left.\mathrm{V}_{\text {REF }}\right] \end{gathered}$ | - | See <br> Note | V | 2 |
| Differential DC input low voltage |  | V ILdifif( C $^{\text {c }}$ | See Note | - | $2 \times\left[V_{\text {REF }}-\right.$ <br> $\mathrm{V}_{\text {LILC }}$ ] | V | 2 |
| Input leakage current | Any input $\mathrm{V}_{\text {In }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cco }}$ | 14 | - | - | $\pm 10$ | $\mu \mathrm{A}$ | 1 |
| Output leakage current | DQ are disabled; Vout $=\mathrm{V}_{\text {cco }}$ | ILo_PD | - | 0.3 | 1 | $\mu \mathrm{A}$ | 5 |
|  | DQ are disabled; Vout $=0 \mathrm{~V}$; ODT disabled | Ito_pu | - | 0.9 | 5 | $\mu \mathrm{A}$ | 5 |
| Output low current (R/B\#) | $\mathrm{VoL}=0.2 \mathrm{~V}$ | Iol (R/B\#) | 3 | 4 | - | mA | 3 |
| $V_{\text {REFO }}$ leakage current | $\mathrm{V}_{\text {Refo }}=\mathrm{V}_{\mathrm{cco}} / 2$ (all other pins not under test=0V) | IVREFQ | - | - | $\pm 5$ | $\mu \mathrm{A}$ |  |

## Notes:

1) All leakage currents are per die (LUN). For example, four die (LUNs) have a maximum leakage current of $\pm 40 \mu \mathrm{~A}$.
2) These values are not defined. However, the single-ended signals (RE_t, RE_c, DQS_t, and DQS_c) need to be within the respective limits [ $\mathrm{V}_{1 /(D C)}$ Max, $\mathrm{V}_{I L D C)}$ Min] for single-ended signals as well as the limitations for overshoot and undershoot.
3) DC characteristics may need to be relaxed if $\mathrm{R} / \mathrm{B} \#$ pull-down strength is not set to full strength. See the User Manual, Feature Address 81h: Programmable R/B\# Pull-Down Strength table, in the Configuration Operations section, for additional details.
4) See the Overshoot/Undershoot Parameters table in the AC Overshoot / Undershoot Specifications section.
5) Absolute leakage value per I/O per NAND LUN (DQ[7:0], DQS_t, DQS_c, RE_t, RE_c).

### 12.8.1 Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (RE_t, RE_c, DQS_t, or DQS_c) shall comply with requirements for single-ended signals. RE_t and RE_c shall meet $V_{S E H(A C)} \operatorname{Min} / V_{S E L(A C)}$ Max in every half-cycle. DQS_t and DQS_c shall meet $\mathrm{V}_{\text {seh(AC) }} \operatorname{Min} / \mathrm{V}_{\text {SEL(AC) }}$ Max in every half-cycle preceding and following a valid transition.

## UT81NDQ512G8T

Figure 13: Single-Ended requirements for Differential Signals


While control (e.g., ALE, CLE) and DQ signal requirements are with respect to $V_{\text {REF }}$, the single-ended components of differential signals have a requirement with respect to $\mathrm{V}_{\mathrm{cc}} / 2$; this is nominally the same. The transition of singleended signals through the AC-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach $\mathrm{V}_{\mathrm{SEL}(A C)}$ Max, $\mathrm{V}_{\text {SEH(AC) }}$ Min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Table 42: Single-Ended Levels for RE_t, RE_c, DQS_t, DQS_c for NV-DDR2 (1.8V VccQ)

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Single-Ended high level | $V_{\text {SEH(AC) }}$ | $V_{\text {cCol }} / 2+0.250$ | See Note | V | 1 |
| Single-Ended low level | $V_{\text {SELLAC) }}$ | See Note | $V_{\text {cCol }} / 2-0.250$ | V | 1 |

Note:

1) These values are not defined. However, the single-ended signals (RE_t, RE_c, DQS_t, and DQS_c) need to be within the respective limits [ $\mathrm{V}_{\mathrm{IH}(\mathrm{DC})}$ Max, $\mathrm{V}_{\mathrm{V} I(\mathrm{DC})}$ Min] for single-ended signals as well as the limitations for overshoot and undershoot.

Table 43: Single-Ended Levels for RE_t, RE_c, DQS_t, DQS_c for NV-DDR3 (1.2V VccQ)

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Single-Ended high level | $V_{\text {sEH(AC) }}$ | $\mathrm{V}_{\mathrm{cco}} / 2+0.150$ | See Note | V | 1 |
| Single-Ended low level | $\mathrm{V}_{\text {SEL(AC) }}$ | See Note | $\mathrm{V}_{\text {ccal }} / 2-0.150$ | V | 1 |

## Note:

1) These values are not defined. However, the single-ended signals (RE_t, RE_c, DQS_t, and DQS_c) need to be within the respective limits [ $\mathrm{V}_{\mathrm{IH}(\mathrm{DC})}$ Max, $\mathrm{V}_{1 L(D)}$ Min] for single-ended signals as well as the limitations for overshoot and undershoot.

Table 44: Differential AC I nput/ Output Parameters

| Parameter | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AC differential input cross-point voltage relative to $\mathrm{V}_{\mathrm{cco}} / 2$ : NV-DDR2 interface | VIX(AC) | $0.5 \times \mathrm{V}$ cco -0.175 | $0.5 \times \mathrm{V}$ cco +0.175 | V | 1 |
| AC differential input cross-point voltage relative to $\mathrm{V}_{\mathrm{cc}} / 2$ : NV-DDR3 interface | VIX(AC) | $0.5 \times \mathrm{V}$ cco -0.120 | $0.5 \times \mathrm{V}_{\mathrm{CCO}}+0.120$ | V | 1 |
| AC differential output cross-point voltage without ZQ calibration | Vox(AC) | $0.5 \times \mathrm{Vcco}-0.2$ | $0.5 \times \mathrm{VCCQ}+0.2$ | V | 2,3,4 |

## UT81NDQ512G8T

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| AC differential output cross-point voltage <br> with ZQ calibration | Vox(AC) | $0.5 \times V_{\text {ccQ }}-0.150$ | $0.5 \times \mathrm{V}_{\text {ccQ }}+0.150$ | V | $2,3,4$ |

Note:

1) The typical value of $\mathrm{V}_{\mathrm{IX}(\mathrm{AC})}$ is expected to be $0.5 \times \mathrm{V}_{\mathrm{CCO}}$ of the transmitting device. $\mathrm{V}_{\mathrm{IX}(\mathrm{AC})}$ is expected to track variations in $\mathrm{V}_{\text {cco }}$. $\mathrm{V}_{\text {IX(AC) }}$ indicates the voltage at which differential input signals shall cross.
2) The typical value of $\mathrm{V}_{\text {Ox(AC) }}$ is expected to be $0.5 \times \mathrm{V}_{\text {CCO }}$ of the transmitting device. $\left.\mathrm{V}_{\mathrm{OX}(\mathrm{AC}}\right)$ is expected to track variations in $V_{\text {CCQ }}$. $V_{0 X(A C)}$ indicates the voltage at which differential input signals shall cross.
3) $V_{\text {Ox(AC) }}$ is measured with $1 / 2$ DQ signals per data byte driving logic HIGH and $1 / 2$ DQ signals per data byte driving logic LOW.
4) $V_{\text {ox(AC) }}$ is verified by design and characterization; it may not be subject to production testing.

### 12.8.2 Testing Conditions

The following table is to be used for the testing conditions of all the Electrical Specifications - AC Characteristics and Operating Conditions parameters.

Table 45: Test Conditions ${ }^{\mathbf{1}}$

| Parameter | Asynchronous | NV-DDR2 and NVDDR3 single-ended | NV-DDR2 and NVDDR3 differential | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Rising input transition | $\mathrm{V}_{\text {ILIDC) }}$ to $\mathrm{V}_{\text {IH(AC) }}$ | $\mathrm{V}_{\text {ILI }}(\mathrm{DC})$ to $\mathrm{V}_{\text {IH(AC) }}$ | $V_{\text {ILdiff( }}$ (DC) max to $\mathrm{V}_{\text {IHdiff(AC) }}$ min | 2 |
| Falling input transition | $\mathrm{V}_{\mathrm{IH}(\mathrm{DC})}$ to $\mathrm{V}_{\text {ILIAC }}$ | $\mathrm{V}_{\mathrm{IH}(\mathrm{DC})}$ to $\mathrm{V}_{\text {ILIAC }}$ | $V_{\text {IHdiff( }}$ (D) max to $V_{\text {ILdiff(AC) }}$ min | 2 |
| Input rise and fall slew rates | $1 \mathrm{~V} / \mathrm{ns}$ | $1 \mathrm{~V} / \mathrm{ns}$ | $2 \mathrm{~V} / \mathrm{ns}$ | - |
| Input timing levels | Vcco/2 | VREFQ | cross-point | - |
| Output timing levels | V cco/2 | $\mathrm{V}_{\text {T }}$ | cross-point | 5 |
| Drive strength | 35 Ohms | 35 Ohms | 35 Ohms |  |
| Output reference load | 50 Ohms to $\mathrm{V}_{\text {T }}$ | 50 Ohms to $\mathrm{V}_{\text {T }}$ | 50 Ohms to $\mathrm{V}_{\text {T }}$ | 4, 5 |

## Notes:

1) Test conditions that shall be used to verify compliance with a particular timing mode for devices
2) The receiver will effectively switch as a result of the signal crossing the AC input level; it will remain in that status as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.
3) Transmission line delay is assumed to be very small.
4) This test setup applies to all package configurations.
5) $V_{T T}$ is $0.5 \times V_{\text {CCQ }}$.

### 12.9 AC Characteristics (Asynchronous)

|  | Symbol | Mode 0 |  | Mode 1 |  | Mode 2 |  | Mode 3 |  | Mode 4 |  | Mode 5 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Clock period |  | 100 |  | 50 |  | 35 |  | 30 |  | 25 |  | 20 |  | ns |  |
| Frequency |  | $\approx 10$ |  | $\approx 20$ |  | $\approx 28$ |  | $\approx 33$ |  | $\approx 40$ |  | $\approx 50$ |  | MHz |  |
| ALE to data start | ${ }^{\mathrm{t}} \mathrm{ADL}$ | 150 | - | 150 | - | 150 | - | 150 | - | 150 | - | 150 | - | ns | 1 |
| ALE hold time | ${ }^{\text {t }}$ ALH | 20 | - | 10 | - | 10 | - | 5 | - | 5 | - | 5 | - | ns |  |
| ALE setup time | ${ }^{\text {t }}$ ALS | 50 | - | 25 | - | 15 | - | 10 | - | 10 | - | 10 | - | ns |  |
| ALE to RE\# delay | ${ }^{t} A R$ | 25 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |  |
| CE\# access time | ${ }^{\text {t CEA }}$ | - | 100 | - | 45 | - | 30 | - | 25 | - | 25 | - | 25 | ns |  |

4Tb TLC NAND Flash

## UT81NDQ512G8T

| Parameter | Symbol | Mode 0 |  | Mode 1 |  | Mode 2 |  | Mode 3 |  | Mode 4 |  | Mode 5 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| CE\# HIGH hold time prior to VOLUME SELECT (E1h) | ${ }^{\text {t }}$ CEH | 20 | - | 20 | - | 20 | - | 20 | - | 20 | - | 20 | - | ns |  |
| CE\# hold time | ${ }^{\text {t }} \mathrm{CH}$ | 20 | - | 10 | - | 10 | - | 5 | - | 5 | - | 5 | - | ns |  |
| Delay before CE\# HIGH for any volume after a volume is selected | ${ }^{\text {t }}$ CEVDLY | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | ns |  |
| CE\#HIGH to output High-Z | ${ }^{\text {t }} \mathrm{CHZ}$ | - | 100 | - | 50 | - | 50 | - | 50 | - | 30 | - | 30 | ns | 2 |
| CLE hold time | ${ }^{\text {t }} \mathrm{CLH}$ | 20 | - | 10 | - | 10 | - | 5 | - | 5 | - | 5 | - | ns |  |
| CLE to RE\# delay | ${ }^{\text {t }}$ CLR | 20 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |  |
| CLE setup time | ${ }^{\text {t }}$ LS | 50 | - | 25 | - | 15 | - | 10 | - | 10 | - | 10 | - | ns |  |
| CE\# HIGH to output hold | ${ }^{\mathrm{t}} \mathrm{COH}$ | 0 | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |  |
| CE\# setup time | ${ }^{\text {t }} \mathrm{CS}$ | 70 | - | 35 | - | 25 | - | 25 | - | 20 | - | 15 | - | ns |  |
| CE\# to RE\# LOW or RE_t/RE_c | ${ }^{\text {t }} \mathrm{CR}$ | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |  |
| CE\# to RE\# LOW after CE\# has been HIGH for $>1 \mu \mathrm{~s}$ | ${ }^{\text {t }}$ CR2 | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | ns |  |
|  | ${ }^{t}$ CR2 <br> (Read <br> ID) | 150 | - | 150 | - | 150 | - | 150 | - | 150 | - | 150 | - | ns | 5 |
| CE\# setup time for data input after CE\# has been HIGH for $>1 \mu \mathrm{~s}$ | ${ }^{\text {t }}$ CR3 | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | ns |  |
| Data hold time | ${ }^{\text {t }} \mathrm{DH}$ | 20 | - | 10 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |  |
| Data setup time | ${ }^{\text {tDS }}$ | 40 | - | 20 | - | 15 | - | 10 | - | 10 | - | 7 | - | ns |  |
| ENi LOW until any issued command is ignored | ${ }^{\text {t }}$ ( Ni | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | ns |  |
| CE\#LOW until ENo LOW | teNo | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |  |
| Output High-Z to RE\# LOW | tIR | 10 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |  |
| RE\# cycle time | ${ }^{\text {R RC }}$ | 100 | - | 50 | - | 35 | - | 30 | - | 25 | - | 20 | - | ns |  |
| RE\# access time | trea | - | 40 | - | 30 | - | 25 | - | 20 | - | 20 | - | 16 | ns | 3 |
| RE\# HIGH hold time | tREH | 30 | - | 15 | - | 15 | - | 10 | - | 10 | - | 7 | - | ns | 3 |

4Tb TLC NAND Flash

## UT81NDQ512G8T

| Parameter | Symbol | Mode 0 |  | Mode 1 |  | Mode 2 |  | Mode 3 |  | Mode 4 |  | Mode 5 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| RE\# HIGH to output hold | ${ }^{\text {tRHOH }}$ | 0 | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns | 3 |
| RE\# HIGH to WE\# LOW | ${ }^{\text {tRHW }}$ | 200 | - | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | ns |  |
| RE\# HIGH to output High-Z | tRHZ | - | 200 | - | 100 | - | 100 | - | 100 | - | 100 | - | 100 | ns | 2, 3 |
| RE\# LOW to output Hold | ${ }^{\text {tRLOH }}$ | 0 | - | 0 | - | 0 | - | 0 | - | 5 | - | 5 | - | ns | 3 |
| RE\# pulse width | tRP | 50 | - | 25 | - | 17 | - | 15 | - | 12 | - | 10 | - | ns |  |
| Ready to RE\# LOW | tRR | 40 | - | 20 | - | 20 | - | 20 | - | 20 | - | 20 | - | ns |  |
| WE\# HIGH to R/B\# LOW | tWB | - | 200 | - | 100 | - | 100 | - | 100 | - | 100 | - | 100 | ns | 4 |
| WE\# cycle time | ${ }^{\text {t }}$ WC | 100 | - | 45 | - | 35 | - | 30 | - | 25 | - | 20 | - | ns |  |
| WE\# HIGH hold time | tWH | 30 | - | 15 | - | 15 | - | 10 | - | 10 | - | 7 | - | ns |  |
| WE\# HIGH to RE\# LOW | ${ }^{\text {tW WR }}$ | 120 | - | 80 | - | 80 | - | 60 | - | 60 | - | 60 | - | ns |  |
| WE\# pulse width | tWP | 50 | - | 25 | - | 17 | - | 15 | - | 12 | - | 10 | - | ns |  |
| WP\# transition to WE\# LOW | tWW | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | ns |  |
| Delay before next command after a volume is selected | ${ }^{\text {tV}}$ VLY | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | ns |  |

Notes:

1) Timing for ${ }^{t} A D L$ begins in the address cycle, on the final rising edge of WE\# and ends with the first rising edge of WE\# for data input. ${ }^{\text {t}}$ ADL SPEC for SET FEATURES operations is 70ns.
2) Data transition is measured $\pm 200 \mathrm{mV}$ from steady-steady voltage with load. This parameter is sampled and not 100 percent tested.
3) AC characteristics may need to be relaxed if output drive strength is not set to at least nominal.
4) Any command (including READ STATUS commands) cannot be issued during tWB, even if R/B\# or RDY is ready.
5) ${ }^{t} C R 2(\mathrm{MIN})$ is 150 ns for read ID sequence only. For all other command sequences ${ }^{\mathrm{t}} \mathrm{CR} 2(\mathrm{MIN})$ requirement is 100 ns .

### 12.10 AC Characteristics (NV-DDR2, NV-DDR3)

Table 46: AC Characteristics: NV-DDR2/ NV-DDR3 Command, Address, and Data for Modes 0-4

| Parameter | Symbol | Mode 0 |  | Mode 1 |  | Mode 2 |  | Mode 3 |  | Mode 4 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Clock period |  | 30 |  | 25 |  | 15 |  | 12 |  | 10 |  | ns |  |
| Frequency |  | ~33 |  | $\approx 40$ |  | $\approx 66$ |  | $\approx 83$ |  | $\approx 100$ |  | MHz |  |
| Command and Address |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Access window of DQ[7:0] from RE\# LOW or RE_t/RE_c | ${ }^{\text {t }}$ AC | 3 | 25 | 3 | 25 | 3 | 25 | 3 | 25 | 3 | 25 | ns |  |

4Tb TLC NAND Flash

## U881NDQ512G8T

| Parameter | Symbol | Mode 0 |  | Mode 1 |  | Mode 2 |  | Mode 3 |  | Mode 4 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| ALE to data loading time | ${ }^{\mathrm{t}} \mathrm{ADL}$ | 150 | - | 150 | - | 150 | - | 150 | - | 150 | - | ns | 13 |
| ALE to RE\# LOW or RE_t/RE_C | ${ }^{\text {t }}$ R | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |  |
| DQ hold - command, address | ${ }^{\text {t }}$ CAH | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |  |
| ALE, CLE hold | ${ }^{\text {t }}$ CALH | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |  |
| ALE, CLE setup with ODT disabled | ${ }^{\text {t }}$ CALS | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |  |
| ALE, CLE setup with ODT enabled | ${ }^{\text {t }}$ CALS2 | 25 | - | 25 | - | 25 | - | 25 | - | 25 | - | ns |  |
| DQ setup command, address | ${ }^{\text {t }}$ CAS | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |  |
| CE\# HIGH hold time prior to VOLUME SELECT (E1h) | ${ }^{\text {t }}$ CEH | 20 | - | 20 | - | 20 | - | 20 | - | 20 | - | ns |  |
| Delay before CE\# HIGH for any volume after a volume is selected | ${ }^{\text {t }}$ CEVDLY | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | ns |  |
| CE\# hold | ${ }^{\text {t }} \mathrm{CH}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |  |
| CE\# HIGH to output High-Z | ${ }^{\text {t }} \mathrm{CHZ}$ | - | 30 | - | 30 | - | 30 | - | 30 | - | 30 | ns | 1 |
| CLE HIGH to output High-Z | ${ }^{\text {t }}$ CLHZ | - | 30 | - | 30 | - | 30 | - | 30 | - | 30 | ns | 1 |
| CLE to RE\# LOW or RE_t/RE_C | ${ }^{\text {t }}$ CLR | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |  |
| CE\# to RE\# LOW or RE_t/RE_C | ${ }^{\text {t }} \mathrm{CR}$ | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |  |
| CE\# to RE\# LOW or RE_t/RE_c if CE\# has been HIGH for $>1 \mu \mathrm{~s}$ | ${ }^{\text {t }}$ CR2 | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | ns |  |
|  | ${ }^{t} \mathrm{CR} 2$ <br> (Read ID) | 150 | - | 150 | - | 150 | - | 150 | - | 150 | - | ns | 14 |
| CE\# setup | ${ }^{\text {t }} \mathrm{CS}$ | 20 | - | 20 | - | 20 | - | 20 | - | 20 | - | ns |  |
| CE\# setup for data output with ODT disabled | ${ }^{\text {t }}$ CS1 | 30 | - | 30 | - | 30 | - | 30 | - | 30 | - | ns |  |
| CE\# setup for DQS/DQ[7:0] with ODT enabled | ${ }^{\text {t }}$ CS2 | 40 | - | 40 | - | 40 | - | 40 | - | 40 | - | ns | 17 |
| CE\# setup time to DQS (DQS_t) low after CE\# has been HIGH for $>1 \mu \mathrm{~s}$ | ${ }^{\text {t }} \mathrm{CD}$ | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | ns |  |

4Tb TLC NAND Flash

## UT81NDQ512G8T

| Parameter | Symbol | Mode 0 |  | Mode 1 |  | Mode 2 |  | Mode 3 |  | Mode 4 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| ALE, CLE, WE\#, hold time from CE\# HIGH | ${ }^{\text {t }}$ CSD | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |  |
| ENi LOW until any issued command is ignored | ${ }^{\text {t }}$ NNi | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | ns |  |
| CE_\# LOW until ENo LOW | ${ }^{\text {t }}$ NNo | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |  |
| Ready to data output | tRR | 20 | - | 20 | - | 20 | - | 20 | - | 20 | - | ns |  |
| WE\# HIGH to R/B\# LOW | tWB | - | 100 | - | 100 | - | 100 | - | 100 | - | 100 | ns | 16 |
| WE\# cycle time | tWC | 25 | - | 25 | - | 25 | - | 25 | - | 25 | - | ns |  |
| WE\# pulse width | tWH | 11 | - | 11 | - | 11 | - | 11 | - | 11 | - | ns |  |
| Command cycle to data output | ${ }^{\text {tW }}$ WR | 80 | - | 80 | - | 80 | - | 80 | - | 80 | - | ns |  |
| WE\# pulse width | tWP | 11 | - | 11 | - | 11 | - | 11 | - | 11 | - | ns |  |
| WP\# transition to command cycle | tWW | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | ns |  |
| Delay before next command after a volume is selected | ${ }^{\text {tV }}$ VLY | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | ns |  |
| J itter |  |  |  |  |  |  |  |  |  |  |  |  |  |
| The deviation of a given <br> ${ }^{\text {t }} \mathrm{DQS}(\mathrm{abs}) /{ }^{\mathrm{t}} \mathrm{DSC}(\mathrm{abs})$ from a tDQS(avg)/ ${ }^{\text {t}} \mathrm{DSC}(\mathrm{avg})$ | tIITper <br> (DQS) | -2.4 | 2.4 | -2.0 | 2.0 | -1.2 | 1.2 | -1.0 | 1.0 | -0.8 | 0.8 | ns | $\begin{gathered} 3,5 \\ 7 \end{gathered}$ |
| The deviation of a given ${ }^{\mathrm{t} R C(a b s) / \mathrm{t} D S C(a b s)}$ from a tRC(avg)/ tDSC(avg) | tITper <br> (RE\#) | -1.8 | 1.8 | -1.5 | 1.5 | -0.9 | 0.9 | $0.75$ | 0.75 | -0.6 | 0.6 | ns | $\begin{gathered} 3,5 \\ 7 \end{gathered}$ |
| Cycle to cycle jitter for DQS | $\begin{aligned} & \text { tITcc } \\ & \text { (DQS) } \end{aligned}$ | - | 4.8 | - | 4.0 | - | 2.4 | - | 2.0 | - | 1.6 | ns | 3, 6 |
| Cycle to cycle jitter for RE\# | tITcc (RE\#) | - | 3.6 | - | 3.0 | - | 1.8 | - | 1.5 | - | 1.2 | ns | 3, 6 |
| Data I nput |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DQS setup time for data input start | ${ }^{\text {t }}$ CDQSS | 30 | - | 30 | - | 30 | - | 30 | - | 30 | - | ns |  |
| DQS hold time for data input burst end | ${ }^{\text {t }}$ CDQSH | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | ns |  |
| $\begin{aligned} & \text { DQS (DQS_t) HIGH } \\ & \text { and RE\# (RE_t) } \\ & \text { HIGH setup } \end{aligned}$ | ${ }^{\text {t }}$ DBS | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |  |

4Tb TLC NAND Flash

## U881NDQ512G8T

| Parameter | Symbol | Mode 0 |  | Mode 1 |  | Mode 2 |  | Mode 3 |  | Mode 4 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| to ALE, CLE and CE\# LOW during data burst |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Data In hold | ${ }^{\text {t }}$ H | 4.0 | - | 3.3 | - | 2.0 | - | 1.1 | - | 0.7 | - | ns | 10 |
| Data In setup | ${ }^{\text {t }}$ S | 4.0 | - | 3.3 | - | 2.0 | - | 1.1 | - | 0.7 | - | ns | 10 |
| DQ input pulse width | ${ }^{\text {t }}$ IIPW | 0.31 | - | 0.31 | - | 0.31 | - | 0.31 | - | 0.31 | - | ${ }^{\text {t DCS (avg) }}$ | 12 |
| DQS input high pulse width | ${ }^{\text {t }}$ QQSH | 0.43 | - | 0.43 | - | 0.43 | - | 0.43 | - | 0.43 | - | ${ }^{\text {t }}$ DCS (avg) |  |
| DQS input low pulse width | ${ }^{\text {t }}$ QQSL | 0.43 | - | 0.43 | - | 0.43 | - | 0.43 | - | 0.43 | - | ${ }^{\text {t }}$ DCS (avg) |  |
| Average DQS cycle time | $\begin{aligned} & \text { tDCS(avg) } \\ & \text { or }{ }^{\text {tDCS }} \end{aligned}$ | 30 | - | 25 | - | 15 | - | 12 | - | 10 | - | ns | 2 |
| Absolute DQS cycle time, from rising edge to rising edge | ${ }^{\text {t }}$ ( ${ }^{\text {( }}$ (abs) | $\begin{aligned} { }^{\mathrm{t}} \mathrm{DSC}(\mathrm{abs})(\mathrm{MIN}) & ={ }^{\mathrm{t} D S C}(\mathrm{avg})+\mathrm{t} I \operatorname{ITper}(\mathrm{DQS})(\mathrm{MIN}) \\ { }^{\mathrm{t} D S}(\mathrm{abs})(\mathrm{MAX}) & ={ }^{\mathrm{t}} \mathrm{SSC}(\mathrm{avg})+\mathrm{t} I \operatorname{ITper}(\mathrm{DQS})(\mathrm{MAX}) \end{aligned}$ |  |  |  |  |  |  |  |  |  | ns |  |
| ENi LOW until any issued command is ignored | ${ }^{\text {t }} \mathrm{ENi}$ | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | ns |  |
| CE\# LOW until ENo LOW | ${ }^{\text {t }}$ ENo | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |  |
| DQS write preamble with ODT disabled | tWPRE | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |  |
| DQS write preamble with ODT enabled | tWPRE2 | 25 | - | 25 | - | 25 | - | 25 | - | 25 | - | ns |  |
| DQS write postamble | ${ }^{\text {t WPST }}$ | 6.5 | - | 6.5 | - | 6.5 | - | 6.5 | - | 6.5 | - | ns |  |
| DQS write postamble hold time | tWPSTH | 25 | - | 25 | - | 25 | - | 25 | - | 25 | - | ns |  |
| Data Output |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Access window of DQ[7:0] from CLK | ${ }^{\text {t }} \mathrm{AC}$ | 3 | 25 | 3 | 25 | 3 | 25 | 3 | 25 | 3 | 25 | ns |  |
| DQS (DQS_t) HIGH and RE\# (RE_t) HIGH setup to ALE, CLE, and CE\# LOW during data burst | ${ }^{\text {t }}$ DBS | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |  |
| DQS-DQ skew | ${ }^{\text {² }}$ DQSQ | - | 2.5 | - | 2.0 | - | 1.4 | - | 1.0 | - | 0.8 | ns |  |
| Access window of DQS from RE\# or RE_t/RE_c | ${ }^{\text {t }}$ DQSRE | 3 | 25 | 3 | 25 | 3 | 25 | 3 | 25 | 3 | 25 | ns |  |
| RE\# LOW to DQS or DQ[7:0] driven | ${ }^{\text {t }}$ QQSD | 6 | 18 | 6 | 18 | 6 | 18 | 6 | 18 | 6 | 18 | ns |  |
| DQS hold time after RE\# LOW or | ${ }^{\text {t }}$ QQSRH | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns | 15 |

4Tb TLC NAND Flash

## UT81NDQ512G8T

| Parameter | Symbol | Mode 0 |  | Mode 1 |  | Mode 2 |  | Mode 3 |  | Mode 4 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| RE_t/RE_c crosspoint |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Data valid window | tDVW | ${ }^{\mathrm{t}} \mathrm{DVW}={ }^{\text {t }} \mathrm{QH}-{ }^{\text {t }} \mathrm{DQSQ}$ |  |  |  |  |  |  |  |  |  | ns |  |
| DQ-DQS hold, DQS to first DQ to go nonvalid, per access | ${ }^{\text {t }} \mathrm{QH}$ | 0.37 | - | 0.37 | - | 0.37 | - | 0.37 | - | 0.37 | - | ${ }^{\text {tRC }}$ (avg) | 9,11 |
| DQS (DQS_t/DQS_c) output HIGH time | ${ }^{\text {t }}$ QSH | 0.37 | - | 0.37 | - | 0.37 | - | 0.37 | - | 0.37 | - | ${ }^{\text {t } R C ~(a v g) ~}$ | 9,11 |
| DQS (DQS_t/DQS_c) output LOW time | ${ }^{\text {t }}$ QSL | 0.37 | - | 0.37 | - | 0.37 | - | 0.37 | - | 0.37 | - | tRC (avg) | 9,11 |
| Average RE\# cycle time | $\begin{gathered} \text { tRC (avg) } \\ \text { or tRC } \end{gathered}$ | 30 | - | 25 | - | 15 | - | 12 | - | 10 | - | ns | 2 |
| Absolute RE\# cycle time | tRC (abs) | $\begin{aligned} & \mathrm{t} R \mathrm{C}(\mathrm{abs})(\mathrm{MIN})=\mathrm{t} \mathrm{RC}(\mathrm{avg})+\mathrm{t} I \operatorname{Iper}(\mathrm{RE} \#)(\mathrm{MIN}) \\ & \mathrm{t} R C(\mathrm{abs})(\mathrm{MAX})={ }^{\mathrm{t} R C}(\mathrm{avg})+\mathrm{t}^{\mathrm{t} I \operatorname{Tper}(\mathrm{RE} \#)(\mathrm{MAX})} \end{aligned}$ |  |  |  |  |  |  |  |  |  | ns |  |
| Average RE\# HIGH hold time | ${ }^{\text {tREH }}$ <br> (avg) | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | ${ }^{\text {t } R C ~(a v g) ~}$ | 4 |
| Absolute RE\# HIGH hold time | ${ }^{\text {tREH }}$ <br> (abs) | 0.43 | - | 0.43 | - | 0.43 | - | 0.43 | - | 0.43 | - | ${ }^{\text {tRC }}$ (avg) |  |
| Data output to command, address, or data input | tRHW | 100 | - | 100 | - | 100 | - | 100 | - | 100 | - | ns |  |
| Average RE\# pulse width | tRP (avg) | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | ${ }^{\text {tRC }}$ (avg) | 4 |
| Absolute RE\# pulse width | tRP (abs) | 0.43 | - | 0.43 | - | 0.43 | - | 0.43 | - | 0.43 | - | tRC (avg) |  |
| Read preamble with ODT disabled | tRPRE | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |  |
| Read preamble with ODT enabled | tRPRE2 | 25 | - | 25 | - | 25 | - | 25 | - | 25 | - | ns |  |
| Read postamble | tRPST | $\begin{gathered} \text { tRPST }(\mathrm{MIN})={ }^{\mathrm{t}} \mathrm{DQSRE}+0.5 \times{ }^{\mathrm{t}} \mathrm{RC} \\ \text { tRPST }(\mathrm{MAX})=- \end{gathered}$ |  |  |  |  |  |  |  |  |  | ns |  |
| Read postamble hold time | tRPSTH | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |  |

## Notes:

1) ${ }^{\mathrm{t}} \mathrm{CHZ}$ and ${ }^{\mathrm{t}} \mathrm{CLHZ}$ are not referenced to a specific voltage level, but specify when the device output is no longer driving.
2) The parameters ${ }^{\mathrm{t} R C}(\mathrm{avg})$ and ${ }^{\mathrm{t}} \mathrm{DSC}(\mathrm{avg})$ are the average over any 200 consecutive periods and ${ }^{\mathrm{t} R C(a v g) /{ }^{\circ} \mathrm{DSC}(a v g) ~}$ min are the smallest rates allowed, with the exception of a deviation due to tIT (per).
3) Input jitter is allowed provided it does not exceed values specified.
4) ${ }^{\mathrm{t} R E H}(\mathrm{avg})$ and $\mathrm{t}^{\mathrm{RP}}(\mathrm{avg})$ are the average half clock period over any 200 consecutive clocks and is the smallest half period allowed, expect a deviation due to the allowed clock jitter. Input clock jitter is allowed provided it does not exceed values specified.
5) The period jitter tIIT (per) is the maximum deviation in the ${ }^{t R C}$ or ${ }^{t}$ DSC period from the average or nominal ${ }^{\text {tRC or }}$ ${ }^{\text {tD }}$ DSC period. It is allowed in either the positive or negative direction.
6) The cycle-to-cycle jitter tITcc is the amount the clock period can deviate from one cycle to the next.
7) The duty cycle jitter applies to either the high pulse or low pulse; however, the two cumulatively cannot exceed

## UT81NDQ512G8T

 of the average cycle.
8) All timing parameter values assume differential signaling for RE\# and DQS is used.
9) When the device is operated with input clock jitter, ${ }^{\mathrm{t}} \mathrm{QSL},{ }^{\mathrm{t}} \mathrm{QSH}$, and ${ }^{\mathrm{t}} \mathrm{QH}$ need to be derated by the actual titper in the input clock. (output deratings are relative to the NAND input RE pulse that generated the DQS pulse).
10) The ${ }^{\mathrm{t}} \mathrm{DS}$ and ${ }^{\mathrm{t}} \mathrm{DH}$ times listed are based on an input slew rate greater than or equal to $1 \mathrm{~V} / \mathrm{ns}$ for single-ended signal, and based on an input slew rate greater than or equal to $2 \mathrm{~V} / \mathrm{ns}$ for differential signal. If the input slew rate is less than $1 \mathrm{~V} / \mathrm{ns}$ for single-ended signal, or less than $2 \mathrm{~V} / \mathrm{ns}$ for differential signal, then the derating methodology should be used.
11) When the device is operated with input RE (RE_t/RE_c) jitter, ${ }^{t} Q S L,{ }^{t} Q S H$, and ${ }^{t} Q H$ need to be derated by the actual input duty cycle jitter beyond $0.45 \times{ }^{\mathrm{t}} \mathrm{RC}(\mathrm{avg})$ but not exceeding $0.43 \times{ }^{\mathrm{t} R C(a v g) . ~ O u t p u t ~ d e r a t i n g s ~ a r e ~ r e l a t i v e ~ t o ~ t h e ~}$ device input RE pulse that generated the DQS pulse.
12) The parameter ${ }^{t} \mathrm{DI}$ PW is defined as the pulse width of the input signal between the first crossing of $\mathrm{V}_{\text {REFQ(DC) }}$ and the consecutive crossing of $\mathrm{V}_{\mathrm{REFQ}(\mathrm{DC})}$.
13) ${ }^{\text {t}}$ ADL SPEC for SET FEATURES operations is 70 ns .
$14){ }^{\mathrm{t}} \mathrm{CR} 2(\mathrm{MIN})$ is 150 ns for Read ID sequence only. For all other command sequences ${ }^{\mathrm{t}} \mathrm{CR} 2(\mathrm{MIN})$ requirement is 100 ns .
15) ${ }^{\text {tD }}$ DQSRH is only required if Matrix ODT is enabled.
16) Any command (including READ STATUS commands) cannot be issued during twB, even if R/B\# or RDY is ready.
17) ${ }^{\text {t }} \mathrm{CS} 2$ should be applied when the device has any type of ODT enabled including ODT only enabled for data input.

Table 47: AC Characteristics: NV-DDR2/ NV-DDR3 Command, Address, and Data for Timing Modes 5-7

| Parameter | Symbol | Mode 5 |  | Mode 6 |  | Mode 7 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Clock period |  | 7.5 |  | 6 |  | 5 |  | ns |  |
| Frequency |  | $\approx 133$ |  | $\approx 166$ |  | $\approx 200$ |  | MHz |  |
| Command and Address |  |  |  |  |  |  |  |  |  |
| Access window of DQ[7:0] from RE\# LOW or RE_t/RE_c | ${ }^{\text {t }} \mathrm{AC}$ | 3 | 25 | 3 | 25 | 3 | 25 | ns |  |
| ALE to data loading time | ${ }^{\text {t }}$ ADL | 150 | - | 150 | - | 150 | - | ns | 13 |
| ALE to RE\# LOW or RE_t/RE_c | ${ }^{\text {t }}$, R | 10 | - | 10 | - | 10 | - | ns |  |
| DQ hold - command, address | ${ }^{\text {t }} \mathrm{CAH}$ | 5 | - | 5 | - | 5 | - | ns |  |
| ALE, CLE hold | ${ }^{\text {t }}$ CALH | 5 | - | 5 | - | 5 | - | ns |  |
| ALE, CLE setup with ODT disabled | ${ }^{\text {t }}$ CALS | 15 | - | 15 | - | 15 | - | ns |  |
| ALE, CLE setup with ODT enabled | ${ }^{\text {t }}$ CALS2 | 25 | - | 25 | - | 25 | - | ns |  |
| DQ setup - command, address | ${ }^{\text {t }}$ CAS | 5 | - | 5 | - | 5 | - | ns |  |
| CE\# HIGH hold time | ${ }^{\text {t }}$ CEH | 20 | - | 20 | - | 20 | - | ns |  |
| Delay before CE\# HIGH for any volume after a volume is selected | ${ }^{\text {t }}$ CEVDLY | 50 | - | 50 | - | 50 | - | ns |  |
| CE\# hold | ${ }^{\text {t }} \mathrm{CH}$ | 5 | - | 5 | - | 5 | - | ns |  |
| CE\# HIGH to output High-Z | ${ }^{\text {t }} \mathrm{CHZ}$ | - | 30 | - | 30 | - | 30 | ns | 1 |
| CLE HIGH to output High-Z | ${ }^{\text {t }}$ CLHZ | - | 30 | - | 30 | - | 30 | ns | 1 |
| CLE to RE\# LOW or RE_t/RE_c | ${ }^{\text {t }}$ CLR | 10 | - | 10 | - | 10 | - | ns |  |
| CE\# to RE\# LOW or RE_t/RE_c | ${ }^{\text {t }} \mathrm{CR}$ | 10 | - | 10 | - | 10 | - | ns |  |
| CE\# to RE\# LOW or RE_t/RE_c if | ${ }^{\text {t }}$ CR2 | 100 | - | 100 | - | 100 | - | ns |  |
| CE\# has been HIGH for $>1 \mu \mathrm{~s}$ | ${ }^{\text {t }}$ CR2 (Read ID) | 150 | - | 150 | - | 150 | - | ns | 14 |
| CE\# setup | ${ }^{\text {t }} \mathrm{CS}$ | 20 | - | 20 | - | 20 | - | ns |  |

4Tb TLC NAND Flash

## UT81NDQ512G8T

| Parameter | Symbol | Mode 5 |  | Mode 6 |  | Mode 7 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| CE\# setup for data output with ODT disabled | ${ }^{\text {t }} \mathrm{CS} 1$ | 30 | - | 30 | - | 30 | - | ns |  |
| CE\# setup for DQS/DQ[7:0] with ODT enabled | ${ }^{\text {t }}$ CS2 | 40 | - | 40 | - | 40 | - | ns | 17 |
| CE\# setup time to DQS (DQS_t) low after CE\# has been HIGH for>1 $\boldsymbol{\mu}$ | ${ }^{\text {t }} \mathrm{CD}$ | 100 | - | 100 | - | 100 | - | ns |  |
| ALE, CLE, WE\#, hold time from CE\# HIGH | ${ }^{\text {t }}$ CSD | 10 | - | 10 | - | 10 | - | ns |  |
| ENi LOW until any issued command is ignored | ${ }^{\text {t }}$ ENi | - | 15 | - | 15 | - | 15 | ns |  |
| CE_\# LOW until ENo LOW | teNo | - | 50 | - | 50 | - | 50 | ns |  |
| Ready to data output | ${ }^{\text {tRR }}$ | 20 | - | 20 | - | 20 | - | ns |  |
| WE\# HIGH to R/B\# LOW | ${ }^{\text {t }}$ WB | - | 100 | - | 100 | - | 100 | ns | 16 |
| WE\# cycle time | ${ }^{\text {tWC }}$ | 25 | - | 25 | - | 25 | - | ns |  |
| WE\# pulse width | tWH | 11 | - | 11 | - | 11 | - | ns |  |
| Command cycle to data output | ${ }^{\text {tWHR }}$ | 80 | - | 80 | - | 80 | - | ns |  |
| WE\# pulse width | tWP | 11 | - | 11 | - | 11 | - | ns |  |
| WP\# transition to command cycle | tWW | 100 | - | 100 | - | 100 | - | ns |  |
| Delay before next command after a volume is selected | ${ }^{\text {tV }}$ VLLY | 50 | - | 50 | - | 50 | - | ns |  |
| J itter |  |  |  |  |  |  |  |  |  |
| The deviation of a given ${ }^{\text {tDOS(abs)/ }}$ ${ }^{\text {tDSC( }}$ (abs) from a tDQS(avg)/ tDSC(avg) | tITper (DQS) | -0.6 | 0.6 | -0.48 | 0.48 | -0.40 | 0.40 | ns | 3,5,7 |
| The deviation of a given ${ }^{\mathrm{t} R C(a b s) / ~}$ ${ }^{\mathrm{t}} \mathrm{DSC}(\mathrm{abs})$ from a ${ }^{\mathrm{t} R C(\text { avg }) /{ }^{\mathrm{t}} \mathrm{DSC}(\mathrm{avg}) ~}$ | tITper (RE\#) | -0.45 | 0.45 | -0.36 | 0.36 | -0.30 | 0.30 | ns | 3,5,7 |
| Cycle to cycle jitter for DQS | yITcc (DQS) | - | 1.2 | - | 0.96 | - | 0.80 | ns | 3,6 |
| Cycle to cycle jitter for RE\# | tJITcc (RE\#) | - | 0.9 | - | 0.72 | - | 0.60 | ns | 3,6 |
| Data Input |  |  |  |  |  |  |  |  |  |
| DQS setup time for data input start | ${ }^{\text {t }}$ CDQSS | 30 | - | 30 | - | 30 | - | ns |  |
| DQS hold time for data input burst end | ${ }^{\text {t }}$ CDQSH | 100 | - | 100 | - | 100 | - | ns |  |
| DQS (DQS_t) HIGH and RE\# (RE_t) HIGH setup to ALE, CLE and CE\# LOW during data burst | ${ }^{\text {t }}$ DBS | 5 | - | 5 | - | 5 | - | ns |  |
| Data In hold | ${ }^{\text {t }} \mathrm{DH}$ | 0.6 | - | 0.55 | - | 0.40 | - | ns | 10 |
| Data In setup | ${ }^{\text {t }}$ S | 0.6 | - | 0.55 | - | 0.40 | - | ns | 10 |
| DQ input pulse width | ${ }^{\text {t }}$ DIPW | 0.31 | - | 0.31 | - | 0.31 | - | t'DCS(avg) | 12 |
| DQS input high pulse width | ${ }^{\text {t }}$ DQSH | 0.43 | - | 0.43 | - | 0.43 | - | DCS(avg) |  |
| DQS input low pulse width | ${ }^{\text {t }}$ DQSL | 0.43 | - | 0.43 | - | 0.43 | - | tDCS(avg) |  |

4Tb TLC NAND Flash

## UT81NDQ512G8T

| Parameter | Symbol | Mode 5 |  | Mode 6 |  | Mode 7 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Average DQS cycle time | tDCS(avg) or tDCS | 7.5 | - | 6 | - | 5 | - | ns | 2 |
| Absolute DQS cycle time, from rising edge to rising edge | ${ }^{\text {t }}$ DCS(abs) |  |  |  |  |  |  | ns |  |
| ENi LOW until any issued command is ignored | ${ }^{\text {t }}$ NNi | - | 15 | - | 15 | - | 15 | ns |  |
| CE\# LOW until ENo LOW | ${ }^{\text {t }}$ ENo | - | 50 | - | 50 | - | 50 | ns |  |
| DQS write preamble with ODT disabled | tWPRE | 15 | - | 15 | - | 15 | - | ns |  |
| DQS write preamble with ODT enabled | tWPRE2 | 25 | - | 25 | - | 25 | - | ns |  |
| DQS write postamble | ${ }^{\text {tWPST }}$ | 6.5 | - | 6.5 | - | 6.5 | - | ns |  |
| DQS write postamble hold time | tWPSTH | 25 | - | 25 | - | 25 | - | ns |  |
| Data Output |  |  |  |  |  |  |  |  |  |
| Access window of DQ[7:0] from CLK | ${ }^{\text {A }} \mathrm{AC}$ | 3 | 25 | 3 | 25 | 3 | 25 | ns |  |
| DQS (DQS_t) HIGH and RE\# (RE_t) HIGH setup to ALE, CLE, and CE\# LOW during data burst | ${ }^{\text {t }}$ DBS | 5 | - | 5 | - | 5 | - | ns |  |
| DQS-DQ skew | ${ }^{\text {t }}$ DQSQ | - | 0.6 | - | 0.5 | - | 0.4 | ns |  |
| Access window of DQS from RE\# or RE_t/RE_C | ${ }^{\text {t }}$ QQSRE | 3 | 25 | 3 | 25 | 3 | 25 | ns |  |
| RE\# LOW to DQS or DQ[7:0] driven | ${ }^{\text {t }}$ DQSD | 6 | 18 | 6 | 18 | 6 | 18 | ns |  |
| DQS hold time after RE\# LOW or RE_t/RE_c crosspoint | ${ }^{\text {t }}$ QQSRH | 5 | - | 5 | - | 5 | - | ns | 15 |
| Data valid window | tDVW | ${ }^{\text {t }} \mathrm{DWW}={ }^{\text {t }} \mathrm{QH}-{ }^{\text {t }} \mathrm{DQSQ}$ |  |  |  |  |  | ns |  |
| DQ-DQS hold, DQS to first DQ to go nonvalid, per access | ${ }^{\text {t }} \mathrm{QH}$ | 0.37 | - | 0.37 | - | 0.37 | - | trC (avg) | 9,11 |
| DQS (DQS_t/DQS_c) output HIGH time | ${ }^{\text {t }}$ QSH | 0.37 | - | 0.37 | - | 0.37 | - | trC (avg) | 9,11 |
| DQS (DQS_t/DQS_c) output LOW time | ${ }^{\text {t }}$ QSL | 0.37 | - | 0.37 | - | 0.37 | - | ${ }^{\text {tr }}$ ( (avg) | 9,11 |
| Average RE\# cycle time | ${ }^{\text {tRC }}$ (avg) or ${ }^{\text {tRC }}$ | 7.5 | - | 6 | - | 5 | - | ns | 2 |
| Absolute RE\# cycle time | ${ }^{\text {tR }} \mathrm{C}$ ( abs ) | $\begin{aligned} & \text { tRC(abs) MIN }=\text { tRC(avg) }+\mathrm{t} I \text { Iper(RE\#) MIN } \\ & \text { tRC(abs) MAX }=\text { tRC(avg) }+\mathrm{t} I \operatorname{ITper(RE\# )~MAX~} \end{aligned}$ |  |  |  |  |  | ns |  |
| Average RE\# HIGH hold time | ${ }^{\text {tREH (avg) }}$ | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | ${ }^{\text {tr }} \mathrm{C}$ (avg) | 4 |
| Absolute RE\# HIGH hold time | tREH (abs) | 0.43 | - | 0.43 | - | 0.43 | - | ${ }^{\text {tr }} \mathrm{C}$ (avg) |  |
| Data output to command, address, or data input | tRHW | 100 | - | 100 | - | 100 | - | ns |  |
| Average RE\# pulse width | tRP (avg) | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | ${ }^{\text {tRC(avg }}$ ) | 4 |
| Absolute RE\# pulse width | tRP (abs) | 0.43 | - | 0.43 | - | 0.43 | - | tRC(avg) |  |
| Read preamble with ODT disabled | ${ }^{\text {tRPRE }}$ | 15 | - | 15 | - | 15 | - | ns |  |


| Parameter | Symbol | Mode 5 |  | Mode 6 |  | Mode 7 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Read preamble with ODT enabled | tRPRE2 | 25 | - | 25 | - | 25 | - | ns |  |
| Read postamble | tRPST | $\begin{gathered} { }^{\text {tr RPST }}(\mathrm{MIN})={ }^{\mathrm{t}} \mathrm{DQSRE}+0.5 \times{ }^{\mathrm{t} R C} \\ \text { tRPST }(\mathrm{MAX})=- \end{gathered}$ |  |  |  |  |  | ns |  |
| Read postamble hold time | tRPSTH | 15 | - | 15 | - | 15 | - | ns |  |

## Notes:

1) ${ }^{\mathrm{t}} \mathrm{CHZ}$ and ${ }^{\mathrm{t}} \mathrm{CLHZ}$ are not referenced to a specific voltage level, but specify when the device output is no longer driving.
2) The parameters ${ }^{t} R C(a v g)$ and ${ }^{t} D S C(a v g)$ are the average over any 200 consecutive periods and ${ }^{t} R C(a v g) /{ }^{t} D S C(a v g)$ min are the smallest rates allowed, with the exception of a deviation due to tIT (per).
3) Input jitter is allowed provided it does not exceed values specified.
4) ${ }^{\mathrm{t} R E H}(\mathrm{avg})$ and ${ }^{\mathrm{t} R P}(\mathrm{avg})$ are the average half clock period over any 200 consecutive clocks and is the smallest half period allowed, expect a deviation due to the allowed clock jitter. Input clock jitter is allowed provided it does not exceed values specified.
5) The period jitter JIT (per) is the maximum deviation in the ${ }^{\mathrm{t} R C}$ or ${ }^{\mathrm{t}} \mathrm{DSC}$ period from the average or nominal $\mathrm{t}^{\mathrm{R}} \mathrm{C}$ or ${ }^{\text {t}}$ DSC period. It is allowed in either the positive or negative direction.
6) The cycle-to-cycle jitter tITcc is the amount the clock period can deviate from one cycle to the next.
7) The duty cycle jitter applies to either the high pulse or low pulse; however, the two cumulatively cannot exceed
 of the average cycle.
8) All timing parameter values assume differential signaling for RE\# and DQS is used.
9) When the device is operated with input clock jitter, ${ }^{\mathrm{t}} \mathrm{QSL},{ }^{\mathrm{t}} \mathrm{QSH}$, and ${ }^{\mathrm{t}} \mathrm{QH}$ need to be derated by the actual t ITper in the input clock. (output deratings are relative to the NAND input RE pulse that generated the DQS pulse).
10) The ${ }^{\mathrm{t}} \mathrm{DS}$ and ${ }^{\mathrm{t}} \mathrm{DH}$ times listed are based on an input slew rate greater than or equal to $1 \mathrm{~V} / \mathrm{ns}$ for single-ended signal, and based on an input slew rate greater than or equal to $2 \mathrm{~V} / \mathrm{ns}$ for differential signal. If the input slew rate is less than $1 \mathrm{~V} / \mathrm{ns}$ for single-ended signal, or less than $2 \mathrm{~V} / \mathrm{ns}$ for differential signal, then the derating methodology should be used.
11) When the device is operated with input RE (RE_t/RE_c) jitter, ${ }^{t} Q S L,{ }^{t} Q S H$, and ${ }^{t} Q H$ need to be derated by the actual input duty cycle jitter beyond $0.45 \times{ }^{\mathrm{t} R C}(\mathrm{avg})$ but not exceeding $0.43 \times{ }^{\mathrm{t}} \mathrm{RC}(\mathrm{avg})$. Output deratings are relative to the device input RE pulse that generated the DQS pulse.
12) The parameter ${ }^{t} \mathrm{DI}$ PW is defined as the pulse width of the input signal between the first crossing of $\mathrm{V}_{\text {REFQ(DC) }}$ and the consecutive crossing of $V_{\text {REFQ (DC) }}$.
13) ${ }^{\text {t}}$ ADL SPEC for SET FEATURES operations is 70 ns .
$14){ }^{\mathrm{t}} \mathrm{CR} 2(\mathrm{MIN})$ is 150 ns for Read ID sequence only. For all other command sequences ${ }^{\mathrm{t}} \mathrm{CR} 2(\mathrm{MIN})$ requirement is 100 ns .
14) ${ }^{\text {tDQ }}$ DQSR is only required if Matrix ODT is enabled.
15) Any command (including READ STATUS commands) cannot be issued during ${ }^{\text {th }}$ WB, even if $R / B \#$ or RDY is ready.
16) ${ }^{\text {t }} \mathrm{C}$ 2 should be applied when the device has any type of ODT enabled including ODT only enabled for data input.
17) Parameters tDQSQ and tQH are used to calculate overall ${ }^{\mathrm{t}} \mathrm{DVW}$ ( ${ }^{\mathrm{t}} \mathrm{DVW}={ }^{\mathrm{t}} \mathrm{QH}-{ }^{\mathrm{t}} \mathrm{DQSQ}$ ). Since data eye training to optimize strobe placement is expected at high I/O speeds ( $\geq 533 \mathrm{MT} / \mathrm{s}$ ), ${ }^{\mathrm{t}} \mathrm{DQSQ}$ and ${ }^{\mathrm{t}} \mathrm{QH}$ may borrow time from each other without changing ${ }^{t} D W W$. For example, if there exists $X$ ps of margin on ${ }^{t}$ DQSQ, then ${ }^{t}$ QH can be provided with an additional $X$ ps without changing the value of ${ }^{t} D V W$. When timing margin is borrowed from ${ }^{\text {t }}$ DQSQ to provide additional timing for ${ }^{\mathrm{t}} \mathrm{QH}$, the same amount of timing margin can be used for additional timing for ${ }^{\mathrm{t}} \mathrm{QSL}$ or ${ }^{\mathrm{t}} \mathrm{QSH}$.

Table 48: AC Characteristics: NV-DDR2/ NV-DDR3 Command, Address, and Data for Timing Modes 8-9

| Parameter | Symbol | Mode 8 |  | Mode 9 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| Clock period |  | 3.75 |  | 3 |  | ns |  |
| Frequency |  | $\approx 266$ |  | $\approx 333$ |  | MHz |  |
| Command and Address |  |  |  |  |  |  |  |
| Access window of DQ[7:0] from RE\# LOW or RE_t/RE_c | ${ }^{\text {t }} \mathrm{AC}$ | 3 | 25 | 3 | 25 | ns |  |
| ALE to data loading time | ${ }^{\text {t }}$ ADL | 150 | - | 150 | - | ns | 13 |
| ALE to RE\# LOW or RE_t/RE_c | ${ }^{\text {t }}$ R | 10 | - | 10 | - | ns |  |

4Tb TLC NAND Flash

## UT81NDQ512G8T

| Parameter | Symbol | Mode 8 |  | Mode 9 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| DQ hold - command, address | tCAH | 5 | - | 5 | - | ns |  |
| ALE, CLE hold | ${ }^{\text {t CALH }}$ | 5 | - | 5 | - | ns |  |
| ALE, CLE setup with ODT disabled | ${ }^{\text {t CALS }}$ | 15 | - | 15 | - | ns |  |
| ALE, CLE setup with ODT enabled | ${ }^{\text {t CALS2 }}$ | 25 | - | 25 | - | ns |  |
| DQ setup - command, address | ${ }^{\text {tCAS }}$ | 5 | - | 5 | - | ns |  |
| CE\# HIGH hold time | tCEH | 20 | - | 20 | - | ns |  |
| Delay before CE\# HIGH for any volume after a volume is selected | ${ }^{\text {t CEVVDLY }}$ | 50 | - | 50 | - | ns |  |
| CE\# hold | ${ }^{\text {t }} \mathrm{CH}$ | 5 | - | 5 | - | ns |  |
| CE\# HIGH to output High-Z | ${ }^{\text {t }} \mathrm{CHZ}$ | - | 30 | - | 30 | ns | 1 |
| CLE HIGH to output High-Z | ${ }^{\text {t }}$ LLHZ | - | 30 | - | 30 | ns | 1 |
| CLE to RE\# LOW or RE_t/RE_C | ${ }^{\text {t }}$ LR | 10 | - | 10 | - | ns |  |
| CE\# to RE\# LOW or RE_t/RE_C | ${ }^{\text {t }}$ CR | 10 | - | 10 | - | ns |  |
| CE\# to RE\# LOW or RE_t/RE_c if CE\# has been HIGH for $>1 \mu \mathrm{~s}$ | tCR2 | 100 | - | 100 | - | ns |  |
|  | ${ }^{\text {t}} \mathrm{CR} 2$ (Read ID) | 150 | - | 150 | - | ns | 14 |
| CE\# setup | ${ }^{\text {t }}$ S | 20 | - | 20 | - | ns |  |
| CE\# setup for data output with ODT disabled | ${ }^{\text {t }}$ S 1 | 30 | - | 30 | - | ns |  |
| CE\# setup for DQS/DQ[7:0] with ODT enabled | ${ }^{\text {t CSS }}$ | 40 | - | 40 | - | ns | 18 |
| CE\# setup time to DQS (DQS_t) low after CE\# has been HIGH for>1 1 s | ${ }^{\text {t }}$ CD | 100 | - | 100 | - | ns |  |
| ALE, CLE, WE\#, hold time from CE\# HIGH | ${ }^{\text {t }}$ CSD | 10 | - | 10 | - | ns |  |
| ENi LOW until any issued command is ignored | teni | - | 15 | - | 15 | ns |  |
| CE_\# LOW until ENo LOW | teNo | - | 50 | - | 50 | ns |  |
| Ready to data output | tRR | 20 | - | 20 | - | ns |  |
| WE\# HIGH to R/B\# LOW | ${ }^{\text {W }}$ WB | - | 100 | - | 100 | ns | 17 |
| WE\# cycle time | ${ }^{\text {W }}$ WC | 25 | - | 25 | - | ns |  |
| WE\# pulse width | ${ }^{\text {t }}$ WH | 11 | - | 11 | - | ns |  |
| Command cycle to data output | tWHR | 80 | - | 80 | - | ns |  |
| WE\# pulse width | ${ }^{\text {tWP }}$ | 11 | - | 11 | - | ns |  |
| WP\# transition to command cycle | tww | 100 | - | 100 | - | ns |  |
| Delay before next command after a volume is selected | tVDLY | 50 | - | 50 | - | ns |  |
| Jitter |  |  |  |  |  |  |  |
| The deviation of a given ${ }^{\text {tDQS(abs)/ }}$ tDSC(abs) from a tDQS(avg)/ ${ }^{\text {tDSC(avg) }}$ | $\begin{aligned} & \text { tITper } \\ & \text { (DQS) } \end{aligned}$ | -0.30 | 0.30 | -0.24 | 0.24 | ns | 3,5,7 |

4Tb TLC NAND Flash

## UT81NDQ512G8T

| Parameter | Symbol | Mode 8 |  | Mode 9 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| The deviation of a given ${ }^{\text {tRC(abs)/ }}$ ${ }^{t}$ DSC(abs) from a ${ }^{\text {tRC }}$ (avg)/ $/ \mathrm{DSC}($ avg $)$ | tiliper (RE\#) | -0.225 | 0.225 | -0.18 | 0.18 | ns | 3,5,7 |
| Cycle to cycle jitter for DQS | $\begin{aligned} & \hline \text { tITcc } \\ & \text { (DQS) } \end{aligned}$ | - | 0.6 | - | 0.48 | ns | 3,6 |
| Cycle to cycle jitter for RE\# | $\begin{aligned} & \text { tITcc } \\ & \text { (RE\#) } \\ & \hline \end{aligned}$ | - | 0.45 | - | 0.36 | ns | 3,6 |
| Data Input |  |  |  |  |  |  |  |
| DQS setup time for data input start | ${ }^{\text {t }}$ CDQSS | 30 | - | 30 | - | ns |  |
| DQS hold time for data input burst end | tCDQSH | 100 | - | 100 | - | ns |  |
| DQS (DQS_t) HIGH and RE\# (RE_t) HIGH setup to ALE, CLE and CE\# LOW during data burst | ${ }^{\text {t }}$ DBS | 5 | - | 5 | - | ns |  |
| Data In hold | ${ }^{\text {t }} \mathrm{DH}$ | 0.30 | - | 0.24 | - | ns | 10 |
| Data In setup | tDS | 0.30 | - | 0.24 | - | ns | 10 |
| DQ input pulse width | ${ }^{\text {tDIPW }}$ | 0.31 | - | 0.31 | - | ${ }^{\text {t }}$ CCS (avg) | 12 |
| DQS input high pulse width | tDQSH | 0.43 | - | 0.43 | - | tDCS (avg) |  |
| DQS input low pulse width | ${ }^{\text {t }}$ Q ${ }^{\text {d }}$ | 0.43 | - | 0.43 | - | tDCS (avg) |  |
| Average DQS cycle time | ${ }^{\text {tDCS(avg) }}$ or ${ }^{\text {tDCS }}$ | 3.75 | - | 3 | - | ns | 2 |
| Absolute DQS cycle time, from rising edge to rising edge | ${ }^{\text {tDCS }}$ (abs) | $\begin{aligned} & \text { t'DSC(abs } \\ & { }^{\text {t DSC(abs }} \end{aligned}$ | $\begin{aligned} & N={ }^{t} D S \\ & A X={ }^{\circ} D S \end{aligned}$ | $\begin{aligned} & \text { 1) }+\mathrm{t}_{\mathrm{t}} / T_{p} \\ & 1)_{p} \end{aligned}$ | S) MIN <br> S) MAX | ns |  |
| ENi LOW until any issued command is ignored | ${ }^{\text {teNi }}$ | - | 15 | - | 15 | ns |  |
| CE\# LOW until ENo LOW | ${ }^{\text {teNo }}$ | - | 50 | - | 50 | ns |  |
| DQS write preamble with ODT disabled | 'WPRE | 15 | - | 15 | - | ns |  |
| DQS write preamble with ODT enabled | 'WPRE2 | 25 | - | 25 | - | ns |  |
| DQS write postamble | tWPST | 6.5 | - | 6.5 | - | ns |  |
| DQS write postamble hold time | ${ }^{\text {t WPSTH }}$ | 25 | - | 25 | - | ns |  |
| Data Output |  |  |  |  |  |  |  |
| Access window of DQ[7:0] from CLK | ${ }^{\text {t }} \mathrm{C}$ | 3 | 25 | 3 | 25 | ns |  |
| DQS (DQS_t) HIGH and RE\# (RE_t) HIGH setup to ALE, CLE, and CE\# LOW during data burst | ${ }^{\text {t }}$ DBS | 5 | - | 5 | - | ns |  |
| DQS-DQ skew | tDQSQ | - | 0.350 | - | 0.30 | ns |  |
| Access window of DQS from RE\# or RE_t/RE_c | ${ }^{\text {t }}$ QSSRE | 3 | 25 | 3 | 25 | ns |  |
| RE\# LOW to DQS or DQ[7:0] driven | tDQSD | 6 | 18 | 6 | 18 | ns |  |
| DQS hold time after RE\# LOW or RE_t/RE_c crosspoint | ${ }^{\text {t }}$ QSSRH | 5 | - | 5 | - | ns | 15 |
| Data valid window | tDVW | ${ }^{\text {t }} \mathrm{DVW}={ }^{\text {t }}$ Q $-{ }^{\text {t }}$ DQSQ |  |  |  | ns |  |
| DQ-DQS hold, DQS to first DQ to go nonvalid, per access | ${ }^{\text {t }} \mathrm{QH}$ | 0.37 | - | 0.37 | - | ${ }^{\text {tRC }}$ (avg) | 9,11 |


| Parameter | Symbol | Mode 8 |  | Mode 9 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| DQS (DQS_t/DQS_c) output HIGH time | ${ }^{\text {t }}$ QSH | 0.37 | - | 0.37 | - | tRC (avg) | 9,11 |
| DQS (DQS_t/DQS_c) output LOW time | ${ }^{\text {t }}$ QSL | 0.37 | - | 0.37 | - | tRC (avg) | 9,11 |
| Average RE\# cycle time | ${ }^{\text {tRC }}$ (avg) or trC | 3.75 | - | 3 | - | ns | 2 |
| Absolute RE\# cycle time | ${ }^{\text {t } R C ~(a b s) ~}$ |  |  |  |  | ns |  |
| Average RE\# HIGH hold time | tREH (avg) | 0.45 | 0.55 | 0.45 | 0.55 | tRC(avg) | 4 |
| Absolute RE\# HIGH hold time | ${ }^{\text {tREH ( }}$ (abs) | 0.43 | - | 0.43 | - | tRC(avg) |  |
| Data output to command, address, or data input | tRHW | 100 | - | 100 | - | ns |  |
| Average RE\# pulse width | tRP (avg) | 0.45 | 0.55 | 0.45 | 0.55 | tRC(avg) | 4 |
| Absolute RE\# pulse width | tRP (abs) | 0.43 | - | 0.43 | - | tRC(avg) |  |
| Read preamble with ODT disabled | tRPRE | 15 | - | 15 | - | ns |  |
| Read preamble with ODT enabled | tRPRE2 | 25 | - | 25 | - | ns |  |
| Read postamble | tRPST | $\begin{gathered} { }^{\mathrm{t} R P S T}(\mathrm{MIN})={ }^{\mathrm{t}} \mathrm{DQSRE}+0.5 \times{ }^{\mathrm{t} R C} \\ \text { tRPST }(\mathrm{MAX})=- \end{gathered}$ |  |  |  | ns |  |
| Read postamble hold time | ${ }^{\text {tRPSTH }}$ | 15 | - | 15 | - | ns |  |

## Notes:

1) ${ }^{\mathrm{t}} \mathrm{CHZ}$ and ${ }^{\mathrm{t}} \mathrm{CLHZ}$ are not referenced to a specific voltage level, but specify when the device output is no longer driving.
2) The parameters ${ }^{t} R C(a v g)$ and ${ }^{t} D S C(a v g)$ are the average over any 200 consecutive periods and ${ }^{t} R C(a v g) /{ }^{\circ} D S C(a v g)$ min are the smallest rates allowed, with the exception of a deviation due to tIT (per).
3) Input jitter is allowed provided it does not exceed values specified.
4) ${ }^{\mathrm{t} R E H}(\mathrm{avg})$ and ${ }^{\mathrm{t} R P(a v g) ~ a r e ~ t h e ~ a v e r a g e ~ h a l f ~ c l o c k ~ p e r i o d ~ o v e r ~ a n y ~} 200$ consecutive clocks and is the smallest half period allowed, expect a deviation due to the allowed clock jitter. Input clock jitter is allowed provided it does not exceed values specified.
5) The period jitter ${ }^{\mathrm{t}} \mathrm{IT}$ (per) is the maximum deviation in the ${ }^{\mathrm{t} R C}$ or ${ }^{\mathrm{t}} \mathrm{DSC}$ period from the average or nominal tRC or ${ }^{\text {t}}$ DSC period. It is allowed in either the positive or negative direction.
6) The cycle-to-cycle jitter tITcc is the amount the clock period can deviate from one cycle to the next.
7) The duty cycle jitter applies to either the high pulse or low pulse; however, the two cumulatively cannot exceed ${ }^{\mathrm{t}}$ ITper. As long as the absolute minimum half period ${ }^{\mathrm{t}} \mathrm{RP}(\mathrm{abs})$, ${ }^{\mathrm{t}} \mathrm{REH}(\mathrm{abs}),{ }^{\mathrm{t}} \mathrm{DQSH}$, or ${ }^{\mathrm{t}} \mathrm{DQSL}$ is not less than 43 percent of the average cycle.
8) All timing parameter values assume differential signaling for RE\# and DQS is used.
9) When the device is operated with input clock jitter, ${ }^{\mathrm{t} Q S L}{ }^{\mathrm{t}} \mathrm{QSH}$, and ${ }^{\mathrm{t}} \mathrm{QH}$ need to be derated by the actual ${ }^{\mathrm{t}} \mathrm{ITper}$ in the input clock. (output deratings are relative to the NAND input RE pulse that generated the DQS pulse).
10) The ${ }^{\mathrm{t}} \mathrm{DS}$ and ${ }^{\mathrm{t}} \mathrm{DH}$ times listed are based on an input slew rate greater than or equal to $1 \mathrm{~V} / \mathrm{ns}$ for single-ended signal, and based on an input slew rate greater than or equal to $2 \mathrm{~V} / \mathrm{ns}$ for differential signal. If the input slew rate is less than $1 \mathrm{~V} / \mathrm{ns}$ for single-ended signal, or less than $2 \mathrm{~V} / \mathrm{ns}$ for differential signal, then the derating methodology should be used.
11) When the device is operated with input RE (RE_t/RE_c) jitter, ${ }^{t} Q S L,{ }^{t} Q S H$, and ${ }^{t} Q H$ need to be derated by the actual input duty cycle jitter beyond $0.45 \times{ }^{\mathrm{t} R C}(\mathrm{avg})$ but not exceeding $0.43 \times{ }^{\mathrm{t} R C(a v g)}$. Output deratings are relative to the device input RE pulse that generated the DQS pulse.
12) The parameter ${ }^{t} \mathrm{DIPW}$ is defined as the pulse width of the input signal between the first crossing of $\mathrm{V}_{\text {REFQ(DC) }}$ and the consecutive crossing of $\mathrm{V}_{\text {REFQ(DC) }}$.
13) ${ }^{\text {t}}$ ADL SPEC for SET FEATURES operations is 70 ns .
$14)^{\mathrm{t}} \mathrm{CR} 2(\mathrm{MIN})$ is 150 ns for Read ID sequence only. For all other command sequences ${ }^{\mathrm{t}} \mathrm{CR} 2(\mathrm{MIN})$ requirement is 100 ns .
14) ${ }^{\text {tD }}$ DQSRH is only required if Matrix ODT is enabled.
15) Parameters ${ }^{\mathrm{t}} \mathrm{DQSQ}$ and ${ }^{\mathrm{t}} \mathrm{QH}$ are used to calculate overall ${ }^{\mathrm{t}} \mathrm{DVW}$ ( $\mathrm{tDWW}=^{\mathrm{t}} \mathrm{QH}-{ }^{\mathrm{t}} \mathrm{DQSQ}$ ). Since data eye training to optimize strobe placement is expected at high I/O speeds ( $\geq 533 \mathrm{MT} / \mathrm{s}$ ), ${ }^{\mathrm{t}} \mathrm{DQSQ}$ and ${ }^{\mathrm{t}} \mathrm{QH}$ may borrow time from each other without changing ${ }^{\text {tD }} \mathrm{DWW}$. For example, if there exists X ps of margin on ${ }^{\mathrm{t}} \mathrm{DQSQ}$, then ${ }^{\mathrm{t}} \mathrm{QH}$ can be provided with an additional $X$ ps without changing the value of ${ }^{t} \mathrm{DVW}$. When timing margin is borrowed from ${ }^{\mathrm{t}} \mathrm{DQSQ}$ to provide additional timing for ${ }^{\mathrm{t}} \mathrm{QH}$, the same amount of timing margin can be used for additional timing for ${ }^{\mathrm{t}} \mathrm{QSL}$ or ${ }^{\mathrm{t}} \mathrm{QSH}$.

PIONEERING ADVANCED ELECTRONICS

4Tb TLC NAND Flash

## UT81NDQ512G8T

17) Any command (including READ STATUS commands) cannot be issued during ${ }^{\text {tw }}$ WB, even if $R / B \#$ or RDY is ready.
18) ${ }^{\text {t}} \mathrm{C}$ 2 should be applied when the device has any type of ODT enabled including ODT only enabled for data input.

### 12.11 Array Characteristics

Table 49: TLC Array Characteristics

| Parameter | Symbol | Tур | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ERASE BLOCK operation time | ${ }^{\text {t }}$ BERS | 15 | 30 | ms | 10 |
| ERASE SUSPEND operation time | tESPD | - | 150 | $\mu \mathrm{s}$ | 13 |
| ERASE RESUME to ERASE SUSPEND delay | tRSESPD | - | - | ms | 11 |
| Busy time when ERASE SUSPEND is issued when LUN is already in the suspend state or ERASE RESUME is issued when no erase is suspended or ongoing | ${ }^{\text {t }}$ SSPDN | - | 18 | $\mu \mathrm{S}$ |  |
| PROGRAM PAGE operation effective time (per page) without $\mathrm{V}_{\mathrm{PP}}$ | tPROG_eff | 1900 | - | $\mu \mathrm{s}$ |  |
| PROGRAM PAGE operation time (per program command operation) | tPROG | - | 9500 | $\mu \mathrm{s}$ | 9 |
| LAST PAGE PROGRAM operation time | ${ }^{\text {t }}$ LPROG | - | - | $\mu \mathrm{s}$ | 4 |
| Cache busy | ${ }^{\text {t }}$ CBSY | 1400 | 9500 | $\mu \mathrm{S}$ | 9 |
| Page Buffer Transfer Busy time | ${ }^{\text {tPBSY }}$ | 12 | 14 | $\mu \mathrm{s}$ |  |
| PROGRAM SUSPEND operation time | ${ }^{\text {tPSPD }}$ | - | 150 | $\mu \mathrm{s}$ |  |
| PROGRAM RESUME to PROGRAM SUSPEND delay | tRSPSPD | - | - | $\mu \mathrm{s}$ | 12 |
| Busy time when PROGRAM SUSPEND is issued when LUN is already in suspend state or PROGRAM RESUME is issued when no program is suspended or ongoing | tPSPDN | - | 18 | $\mu \mathrm{s}$ |  |
| READ PAGE operation time without $\mathrm{V}_{\text {PP }}$ | ${ }^{\text {tR }}$ | 88 | 150 | $\mu \mathrm{S}$ | 7,8 |
| SNAP READ operation time without $\mathrm{V}_{\text {PP }}$ | ${ }^{\text {tRSNAP }}$ | 51 | 100 | $\mu \mathrm{S}$ |  |
| Cache read busy time | ${ }^{\text {tRCBSY }}$ | 11 | 150 | $\mu \mathrm{s}$ | 7,8 |
| Auto Read Calibration time | ${ }^{\text {tRARC }}$ | 600 | 1122 | $\mu \mathrm{s}$ |  |
| Soft Data Busy Time | ${ }^{\text {t }}$ SBSY | 4 | 15 | $\mu \mathrm{s}$ |  |
| Soft Data Read Time (One-Bit Soft Data/TwoBits Soft Data) | tRSD | 340/485 | 625/875 | $\mu \mathrm{s}$ |  |
| Single Bit Soft Bit Read (SBSBR) Cache Read Busy Time | $\begin{aligned} & \text { tRCBSY_S } \\ & \text { BSBRR } \end{aligned}$ | 52 | 350 | $\mu \mathrm{s}$ |  |


| Parameter | Symbol | Тур | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Single Bit Soft Bit Read (SBSBR) Time | ${ }^{\text {tR_SBSBR }}$ | 185 | 350 | $\mu \mathrm{S}$ |  |
| Number of partial page programs | NOP | - | 1 | Cycles | 1 |
| Change column setup time to data in/out or next command for both single LUN and multiLUN operations | ${ }^{\text {t }} \mathrm{CCS}$ | - | - | ns | 3 |
| Dummy busy time | ${ }^{\text {t }}$ DBSY | 0.5 | 1 | $\mu \mathrm{s}$ |  |
| Busy time for SET FEATURES and GET FEATURES operations | ${ }^{\text {tFEAT }}$ | - | 1 | $\mu \mathrm{S}$ |  |
| Busy time for interface change | ${ }^{\text {ITC }}$ | - | 1 | $\mu \mathrm{s}$ | 2 |
| Busy time for OTP DATA PROGRAM operation if OTP is protected | ${ }^{\text {t }}$ OBSY | - | 100 | $\mu \mathrm{S}$ |  |
| Power-on reset time | ${ }^{\text {tPOR }}$ | - | 4 | ms |  |
| Device reset time (Read/Program/Erase) | ${ }^{\text {tRST }}$ | - | 15/30/500 | $\mu \mathrm{s}$ | 5 |
| Busy time for read operation from NAND status bit RDY going <br> HIGH to NAND status bit ARDY going HIGH in completion of array read operation | ${ }^{\text {tR }}$ TABSY | 10 | 12.5 | $\mu \mathrm{S}$ | 14 |
| Full calibration time | 'ZQCL | 1 | - | $\mu \mathrm{S}$ | 6 |
| Short calibration time | 'ZQCS | 0.3 | - | $\mu \mathrm{S}$ | 6 |

## Notes:

1) The pages in the OTP Block have an NOP of 2.
2) tITC (MAX) is the busy time when the interface changes from Asynchronous to NV-DDR2 using the SET FEATURES (EFh) or SET FEATURES by LUN (D5h) command or NV-DDR2 to asynchronous using the RESET (FFh) command. During the ITC time, any command, including READ STATUS (70h) and READ STATUS ENHANCED (78h), is prohibited.
3) ${ }^{\mathrm{t}} \mathrm{CCS}(\mathrm{MIN})=400 \mathrm{~ns}$
4) ${ }^{\text {tLPROG }}={ }^{\text {tPROG }}$ (last page) $+{ }^{\text {tPROG (last page }-1) ~-~ c o m m a n d ~ l o a d ~ t i m e ~(l a s t ~ p a g e) ~-~ a d d r e s s ~ l o a d ~ t i m e ~(l a s t ~ p a g e) ~-~}$ data load time (last page). tLPROG only applies to SLC pages and Lower Pages without shared UP/XP programmed
5) If RESET command is issued at any other time other than Read/Program/Erase array busy times, the target goes busy for a maximum of $8 \mu \mathrm{~s}$. If RESET command is issued during ${ }^{\text {tPBSY }}$ time, ${ }^{\text {tRST }}$ may be up to $13 \mu \mathrm{~s}$. If RESET command is issued during ${ }^{\text {tFEAT }}$ time during a Temperature Sensor Readout ( $F A=E 7 h$ ), then tRST may be up to $150 \mu \mathrm{~s}$.
6) Increased time beyond TYP may result when greater than 8 LUNs share a ZQ resistor.
7) Read performance numbers are with Flag Check trim $=0$ (flags not read). MAX spec is the worst ${ }^{t} R$ and ${ }^{\text {tRCBSY time }}$ when reading a page with all shared pages programmed. If all shared pages are not programmed, ${ }^{\mathrm{t} R}$ and ${ }^{\mathrm{t} R C B S Y}$ MAX will be higher.
8) For Read Retry options 8 to 15 , tR and tRCBSY MAX may be up to $480 \mu \mathrm{~s}$
9) In the case of a program operation that exceeds ${ }^{\text {tPROG/ }}{ }^{\mathrm{t}} \mathrm{CBSY}$ MAX, that specific NAND block may be retired by the host system.
10) In the case of an erase operation that exceeds tBERS MAX, that specific NAND block may be retired by the host system. ${ }^{\text {tBERS }}$ TYP value represents approximately $30 \%$ of specified endurance life.
11) ${ }^{\text {tRSESPD }}(\mathrm{MIN})=4 \mathrm{~ms}$; If the delay from the ERASE RESUME (D2h) to the subsequent ERASE SUSPEND (61h) command is less than the minimum value of tRSESPD there may not be forward progress in the suspended Erase operation.
12) ${ }^{\text {tRSPSPD }}(\mathrm{MIN})=325 \mu \mathrm{~s}$; If the delay from the PROGRAM RESUME (13h) to the subsequent PROGRAM SUSPEND (84h)

## UT81NDQ512G8T

command is less than the minimum value of tRSPSPD there may not be forward progress in the suspended Program operation.
13) When in the quad plane Erase case, ${ }^{\text {t }}$ ESPD may be up to 165 us
14) tRTABSY applies to all array Read operations. In Cache Read based operations ${ }^{\text {tRTABSY still applies before the next }}$ array Cache Read operation begins.'
Any parameters not referenced in Table 50 should be referenced in Table 49.
Table 50: SLC Array Characteristics

| Parameter | Symbol | тур | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ERASE BLOCK operation time | ${ }^{\text {tBERS }}$ | 15 | 30 | ms | 4 |
| ERASE SUSPEND operation time | tESPD | - | 150 | $\mu \mathrm{S}$ | 9 |
| ERASE RESUME to ERASE SUSPEND delay | ${ }^{\text {tRSESPD }}$ | - | - | ms | 5 |
| Busy time when ERASE SUSPEND is issued when LUN is already in the suspend state or ERASE RESUME is issued when no erase is suspended or ongoing | tESPDN | - | 18 | $\mu \mathrm{s}$ |  |
| PROGRAM PAGE operation time without VPP | tPROG | 226 | 750 | $\mu \mathrm{s}$ | 3 |
| LAST PAGE PROGRAM operation time | tLPROG | - | - | $\mu \mathrm{S}$ | 1 |
| Cache busy | ${ }^{\text {t }}$ CBSY | 31 | 700 | $\mu \mathrm{S}$ | 3 |
| PROGRAM SUSPEND operation time | tPSPD | - | 150 | $\mu \mathrm{S}$ |  |
| PROGRAM RESUME to PROGRAM SUSPEND delay | ${ }^{\text {tRSPSPD }}$ | - | - | $\mu \mathrm{S}$ | 6 |
| Busy time when PROGRAM SUSPEND is issued when LUN is already in suspend state or PROGRAM RESUME is issued when no program is suspended or ongoing | ${ }^{\text {tPSPDN }}$ | - | 18 | $\mu \mathrm{S}$ |  |
| READ PAGE operation time without $\mathrm{V}_{\text {PP }}$ | ${ }^{\text {tR }}$ | 57 | 60 | $\mu \mathrm{s}$ | 2,11 |
| SNAP READ operation time | ${ }^{\text {tRSNAP }}$ | 27 | 37 | $\mu \mathrm{S}$ |  |
| Cache read busy time | ${ }^{\text {tRCBSY }}$ | 11 | 60 | $\mu \mathrm{s}$ | 2,8,11 |
| Number of partial page programs | NOP | - | 2 | Cycles | 7 |
| Busy time for read operation from NAND status bit RDY going <br> HIGH to NAND status bit ARDY going HIGH in completion of array read operation | ${ }^{\text {tRTABSY }}$ | 10 | 12.5 | $\mu \mathrm{S}$ | 10 |

## Notes:

1) ${ }^{\text {tLPROG }}={ }^{\text {tPROG }}$ (last page) $+{ }^{\text {tPROG (last page }-1)- \text { command load time (last page) }- \text { address load time (last page) }-~ . ~}$ data load time (last page).
2) For Read Retry options 8 to 15 , tR and tRCBSY MAX may be up to $180 \mu \mathrm{~s}$
3) In the case of a program operation that exceeds ${ }^{\text {tPROG/ }}{ }^{\mathrm{t}} \mathrm{CBSY}$ MAX, that specific NAND block may be retired by the host system.
4) In the case of an erase operation that exceeds tBERS MAX, that specific NAND block may be retired by the host system. ${ }^{\text {tBERS }}$ TYP value represents approximately $30 \%$ of specified endurance life.
5) ${ }^{\text {tRSESPD }}(\mathrm{MIN})=4 \mathrm{~ms}$; If the delay from the ERASE RESUME (D2h) to the subsequent ERASE SUSPEND (61h) command is less than the minimum value of tRSESPD there may not be forward progress in the suspended Erase operation.

## UT81NDQ512G8T

6) ${ }^{\text {t} R S P S P D ~(M I N) ~}=325 \mu \mathrm{~s}$; If the delay from the PROGRAM RESUME (13h) to the subsequent PROGRAM SUSPEND (84h) command is less than the minimum value of trSPSPD there may not be forward progress in the suspended Program operation.
7) The pages in the OTP Block have an NOP of 2.
8) If the next READ PAGE CACHE ( $31 \mathrm{~h}, 00 \mathrm{~h}-31 \mathrm{~h}$ ) or READ PAGE (00h-30h) command is issued when the device is still busy with the cache operation (RDY $=1$, ARDY $=0$ ), the next ${ }^{t} R C B S Y$ time may be up to ${ }^{t} R C B S Y(M A X)+{ }^{t}$ RCBSY (TYP).
9) When in the quad plane Erase case, ${ }^{\text {tESPD }}$ may be up to 165 us
10) tRTABSY applies to all array Read operations. In Cache Read based operations ${ }^{\text {tRTABSY still applies before the next }}$ array Cache Read operation begins.
11) If a multi-plane read is issued that includes a factory bad block or out of bound block, the maximum ${ }^{\text {tR }}$ and ${ }^{\text {tRCBSY will }}$ be $62 \mu \mathrm{~s}$.

### 12.12 Asynchronous I nterface Timing

Table 51: RESET Operation


Table 52: RESET LUN Operation


4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 53: READ STATUS Cycle


Table 54: READ STATUS ENHANCED Cycle


## UT81NDQ512G8T

Table 55: READ PARAMETER PAGE


Table 56: READ PAGE


4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 57：READ PAGE Operation With CE\＃＂Don＇t Care＂


Table 58：CHANGE READ COLUMN

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 59: READ PAGE CACHE SEQUENTI AL



4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 60: READ PAGE CACHE RANDOM


## UT81NDQ512G8T

Table 61: Read ID Operation


Table 62: ERASE BLOCK Operation


## UT81NDQ512G8T

12.13 NV-DDR2, NV-DDR3 I nterface Timing

Table 63: SET FEATURES Operation


Optional complementary signaling

Note: DQS is Don't Care during ACTIVE command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

## UT81NDQ512G8T

Table 64: READ ID Operation


Note: DQS is Don't Care during ACTIVE command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

## UT81NDQ512G8T

Table 65：GET FEATURES Operation


Note：DQS is Don＇t Care during ACTIVE command cycle（CLE is high）and active addresses cycle（ALE is high）．When ODT is enabled and anytime CE\＃，ALE，CLE，and DQS are low additional current may result．

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 66: RESET (FCh) Operation


-     -         -             - Optional complementary signaling

Note: DQS is Don't Care during ACTIVE command cycle (CLE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

4Tb TLC NAND Flash

## UT81NDQ512G8T



Note：DQS is Don＇t Care during ACTIVE command cycle（CLE is high）．When ODT is enabled and anytime CE\＃，ALE，CLE，and DQS are low additional current may result．

## UT81NDQ512G8T

Table 68: READ STATUS ENHANCED Operation


Note: DQS is Don't Care during ACTIVE command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

## UT81NDQ512G8T

Table 69: READ PARAMETER PAGE Operation


Note: DQS is Don't Care during ACTIVE command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 70: READ PAGE Operation


Note: DQS is Don't Care during ACTIVE command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

## UT81NDQ512G8T

Table 71：CHANGE READ COLUMN


Note：DQS is Don＇t Care during ACTIVE command cycle（CLE is high）and active addresses cycle（ALE is high）．When ODT is enabled and anytime CE\＃，ALE，CLE，and DQS are low additional current may result．
－

## UT81NDQ512G8T

Table 72: READ PAGE CACHE SEQUENTI AL (1 of 2)


Note: DQS is Don't Care during ACTIVE command cycle (CLE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 73: READ PAGE CACHE SEQUENTI AL (2 of 2)


Note: DQS is Don't Care during ACTIVE command cycle (CLE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 74: READ PAGE CACHE RANDOM (1 of 2)


Note: DQS is Don't Care during ACTIVE command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

Table 75: READ PAGE CACHE RANDOM (2 of 2)
$\square$ 12 2 l2 $\qquad$ 12 12 1 12

Note: DQS is Don't Care during ACTIVE command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

## UT81NDQ512G8T

Table 76：Multi－Plane Read Page（1 of 2）


Note：DQS is Don＇t Care during ACTIVE command cycle（CLE is high）and active addresses cycle（ALE is high）．When ODT is enabled and anytime CE\＃，ALE，CLE，and DQS are low additional current may result．

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 77：Multi－Plane Read Page（2 of 2）


Note：1．DQS is Don＇t Care during ACTIVE command cycle（CLE is high）and active addresses cycle（ALE is high）．When ODT is enabled and anytime CE\＃，ALE，CLE，and DQS are low additional current may result．

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 78: PROGRAM PAGE Operation (1 of 5)


Note: DQS is "don't care" during active command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE and DQS are low additional current may result.

Table 79: PROGRAM PAGE Operation (2 of 5)

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 80: PROGRAM PAGE Operation (3 of 5)


Note: DQS is "don't care" during active command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE and DQS are low additional current may result.

Table 81: PROGRAM PAGE Operation (4 of 5)

## UT81NDQ512G8T

Table 82：PROGRAM PAGE Operation（5 of 5）


Note：DQS is＂don＇t care＂during active command cycle（CLE is high）and active addresses cycle（ALE is high）．When ODT is enabled and anytime CE\＃，ALE，CLE and DQS are low additional current may result．

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 83: CHANGE WRITE COLUMN


Note: DQS is Don't Care during ACTIVE command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 84：Multi－Plane Program Page（1 of 5）


Note：DQS is＂don＇t care＂during active command cycle（CLE is high）and active addresses cycle（ALE is high）．When ODT is enabled and anytime CE\＃，ALE，CLE and DQS are low additional current may result．

Table 85：Multi－Plane Program Page（2 of 5）


Note：DQS is＂don＇t care＂during active command cycle（CLE is high）and active addresses cycle（ALE is high）．When ODT is enabled and anytime CE\＃，ALE，CLE and DQS are low additional current may result．

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 86: Multi-Plane Program Page (3 of 5)


Note: DQS is "don't care" during active command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE and DQS are low additional current may result.

Table 87: Multi-Plane Program Page (4 of 5)



Note: DQS is "don't care" during active command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE and DQS are low additional current may result.

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 88: Multi-Plane Program Page (5 of 5)


Note: DQS is "don't care" during active command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE and DQS are low additional current may result.

Table 89: ERASE BLOCK

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 90: READ OTP PAGE
(

Note: DQS is Don't Care during ACTIVE command cycle (CLE is high) and active addresses cycle (ALE is high). When ODT is enabled and anytime CE\#, ALE, CLE, and DQS are low additional current may result.

Table 91: PROGRAM OTP PAGE (1 of 2)

## UT81NDQ512G8T

Table 92：PROGRAM OTP PAGE（2 of 2）


Note：DQS is Don＇t Care during ACTIVE command cycle（CLE is high）and active addresses cycle（ALE is high）．When ODT is enabled and anytime CE\＃，ALE，CLE，and DQS are low additional current may result．

4Tb TLC NAND Flash

## UT81NDQ512G8T

Table 93：PROTECT OTP AREA

## Table 93：PROTECT OTP AREA




Note：DQS is Don＇t Care during ACTIVE command cycle（CLE is high）and active addresses cycle（ALE is high）．When ODT is enabled and anytime CE\＃，ALE，CLE，and DQS are low additional current may result．

## UT81NDQ512G8T

## 13 Ordering information

## Generic Data Sheet Part Numbering

UT81NDQ

(Temperature Range: $\mathbf{2 5}^{\circ} \mathrm{C}$ only) (Contact Factory) (Temperature Range: $25^{\circ} \mathrm{C}$ only) (Temperature Range: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ )
(Temperature Range: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) (Contact Factory)
(Temperature Range: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ )
Case Outline:
(B) $\quad=\quad$ 132-Plastic Ball Grid Array (1mm Pitch, 63Sn 37Pb Solder Balls)

Radiation Assurance: (Note: 3)

| (-) | No Radiation Assurnace |
| :---: | :---: |
| (D) | $1 \mathrm{E4}$ (10 krad(Si)) - effective dose rate $1 \mathrm{rad}(\mathrm{Si}) / \mathrm{s}$ |
| (P) | 3 E 4 ( $30 \mathrm{krad}(\mathrm{Si}$ ) ) - effective dose rate $1 \mathrm{rad}(\mathrm{Si}) / \mathrm{s}$ |
| (L) | 5 E 4 ( $50 \mathrm{krad}(\mathrm{Si})$ ) - effective dose rate $1 \mathrm{rad}(\mathrm{Si}) / \mathrm{s}$ |
| Device Type |  |
| (512G8T) $=$ | 4Tb TLC NAND (Octal Die Package) |

## Notes:

1) Engineering Units will be marked with the base part number (UT81NDQ512G8T or UT81NDQ512G8ES) only. Engineering units may be shipped with lead free (SAC305) or eutectic (63Sn37Pb) solder balls at factory option.
2) Contact factory is listed for options that are subject to availability or do not have a planned availability schedule.
3) Radiation assurance levels may ONLY be applied to INDUSTRIAL ("I") and PEM_INST-001 ("X1" or "X2") orders. When a radiation assurance level is applied to an INDUSTRIAL Flow order, the units delivered will be screened to the INDUSTRIAL flow and include a Radiation Assurance and Generic PEM-INST-001 Qualification Data Pack for the assembly lot used to fulfil the order.

14 Revision History

| Date | Revision | Change Description |
| :---: | :---: | :--- |
| $03 / 27 / 20$ | 0.0 .1 | Initial Release |
| $05 / 26 / 20$ | 0.0 .2 | Updated product ordering information. |
| $07 / 17 / 20$ | 0.0 .3 | Updated product ordering information to include Engineering and Space Industrial <br> ordering options |
| $8 / 06 / 20$ | 0.0 .4 | Added die source |
| $11 / 20 / 20$ | 0.0 .5 | Updated product ordering information to remove "Space Industrial Flow" and <br> instead allow INDUSTRIAL orders to include a Radiation Assurance Level. Added <br> Note 3 on ordering page to describe expectations for applying Radiation Assurance <br> Levels to Industrial grade orders. Removed Vpp electrical parameters from Section <br> 12. Added note to radiation table to note the part performance is tested without <br> Vpp. Added note front page to notify customers on testing of each interface. |

Datasheet Definitions

|  |  |
| :--- | :--- |
| Advanced Datasheet | CAES reserves the right to make changes to any products and services <br> described herein at any time without notice. The product is still in the <br> development stage and the datasheet is subject to change. <br> Specifications can be TBD and the part package and pinout are not final. |
| Preliminary Datasheet | CAES reserves the right to make changes to any products and services <br> described herein at any time without notice. The product is in the <br> characterization stage and prototypes are available. |
| Datasheet | Product is in production and any changes to the product and services <br> described herein will follow a formal customer notification process for form, <br> fit or function changes. |

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. $\mathrm{d} / \mathrm{b} / \mathrm{a}$ Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

