


**PRODUCT INFORMATION NOTICE**

1. TITLE MICROCIRCUIT, MEMORY,DIGITAL,CMOS, 512 X 32-BIT, RADIATION-HARDENED SRAM, MULTICHIP MODULE		2. DOCUMENT NUMBER SPO-2018-PIN-0002													
		3. DATE (Year, Month, Date) 2018, Oct, 1													
4. MANUFACTURER NAME AND ADDRESS CAES 4350 CENTENNIAL BOULEVARD COLORADO SPRINGS, COLORADO 80907-3486		5. MANUFACTURER POINT OF CONTACT NAME Peter Nelson													
		6. MANUFACTURER POINT OF CONTACT TELEPHONE 719-594-8238													
		7. MANUFACTURER POINT OF CONTACT EMAIL Peter.b.nelson@cobhamaes.com													
8. CAGE CODE 65342	9. BLANK	10. PRODUCT IDENTIFICATION CODE See Below	11. BASE PART See Below												
12. BLANK		13. SMD NUMBER See Below	14. DEVICE TYPE DESIGNATOR See Below												
		15. RHA LEVELS D, P, L	16. QML LEVEL Q, V												
		17. NON QML LEVEL N/A	18. GIDEP NUMBER <b>GB4-I-19-0003</b>												
19. DESCRIPTION (FOR NEW PRODUCTS, PROVIDE AVAILABILITY DATE AND LEAD TIME) Summary: This ADEPT adds two guaranteed by design AC timing specifications to both the datasheet and SMD ( $t_{AVSK}$ and $t_{AVET2}$ ) which were recommendations of the previously documented application note (AN-MEM-002). Datasheet changes are also noted herein. This change replaces the data from the app note in the datasheet and adds data to the SMD to ensure that the user does not miss the timing info.															
<table border="1"> <thead> <tr> <th>Product Name:</th> <th>Manufacturer Part Number</th> <th>SMD #</th> <th>Device Type</th> </tr> </thead> <tbody> <tr> <td>16M Asynchronous SRAM</td> <td>UT8Q512K32E</td> <td>5962-01533</td> <td>02 &amp; 03</td> </tr> <tr> <td>16M Asynchronous SRAM</td> <td>UT9Q512K32E</td> <td>5962-01511</td> <td>02 &amp; 03</td> </tr> </tbody> </table>				Product Name:	Manufacturer Part Number	SMD #	Device Type	16M Asynchronous SRAM	UT8Q512K32E	5962-01533	02 & 03	16M Asynchronous SRAM	UT9Q512K32E	5962-01511	02 & 03
Product Name:	Manufacturer Part Number	SMD #	Device Type												
16M Asynchronous SRAM	UT8Q512K32E	5962-01533	02 & 03												
16M Asynchronous SRAM	UT9Q512K32E	5962-01511	02 & 03												
<b>NOTE: THIS DOCUMENT IS PUBLISHED FOR INFORMATION PURPOSES AND MAY PROVIDE FORWARD LOOKING STATEMENTS THAT ARE SUBJECT TO CHANGE. THE USERS SHOULD CONTACT THEIR LOCAL CAES SALES OFFICE FOR ANY ACTIONABLE CONTENT DESCRIBED HEREIN.</b>															
20. ADEPT REPRESENTATIVE <b>Tim Meade</b>		21. SIGNATURE 													
		22. DATE <b>10/01/18</b>													

**Section 1: SMD changes**

**TABLE 1A Electrical performance characteristics.**

**Add parameters  $t_{AVSK}$  and  $t_{AVET2}$**

Test	Symbol	Test conditions -55°C < T <sub>C</sub> < +125°C (Devices 01,03,05) -40°C < T <sub>C</sub> < +125°C (Devices 02,04,06) +4.5 V < V <sub>DD</sub> < +5.5 V unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Functional test		See 4.4.1c, V <sub>IH</sub> = V <sub>DD</sub> - 0.5V	7,8A,8B	All		1/	ns
Address valid to address valid skew time XX/	$t_{AVSK}$	See figures 4 and 5.	9,10,11	See above table		4	
		M,D,P,L	9	All	1/		
Address setup time for read (E – controlled) XX/	$t_{AVET2}$		9,10,11	See above table	-4		ns
		M,D,P,L	9	All		1/	

**Add note 12 designation to  $t_{AVAV}$  parameter**

Read cycle time <u>6/</u> , <u>YY/</u>	$t_{AVAV}$	See figures 4 and 5.	9,10,11	01,02	25	ns
				03,04, 05, 06	20	
				M,D,P,L	9	


**Add two notes to Table 1A**

**XX/ Guaranteed by design**

**YY/ Address changes prior to satisfying  $t_{AVAV}$  minimum is an invalid operation**


## Add timing parameters to SRAM read cycle 1 and read cycle 2

SRAM read cycle 1: address access.



Note:  $\bar{E}$  and  $\bar{G} \leq V_{IL}(\text{max})$  and  $\bar{W} \geq V_{IH}(\text{min})$ .

SRAM read cycle 2: chip enable-controlled access.



Note:  $\bar{G} \leq V_{IL}(\text{max})$  and  $\bar{W} \geq V_{IH}(\text{min})$ .

FIGURE 5. Timing waveforms - Continued.

---

## Section 2: Datasheet changes

### Datasheet

#### Add last sentences to the end of both paragraphs

#### READ CYCLE

A combination of  $\overline{W}$  greater than  $V_{IH}$  (min) and  $\overline{E}$  less than  $V_{IL}$  (max) defines a read cycle. Read access time is measured from the latter of Chip Enable, Output Enable, or valid address to valid data output. **Read cycles initiate with the assertion of chip enable or any address input change while chip enable is asserted.**

SRAM Read Cycle 1, the Address Access in figure 4a is initiated by a change in address inputs while the chip is enabled with  $\overline{G}$  asserted and  $\overline{W}$  deasserted. Valid data appears on data outputs DQ(7:0) after the specified  $t_{AVQV}$  is satisfied. Outputs remain active throughout the entire cycle. As long as chip enable and output enable are active, the address inputs may change at a rate equal to the minimum read cycle time ( $t_{AVAV}$ ). **Changing addresses prior to satisfying  $t_{AVAV}$  minimum results in an invalid operation. Invalid read cycles will require re-initialization.**

The single die devices will say “read cycles initiate with assertion of chip enable and address changes while chip enable is asserted”. The MCM parts with multiple chip enables will say “read cycle initiates with the assertion of any chip enable and also address changes while any chip enable is asserted”.

## AC Characteristics read cycle table

### Adding parameters $t_{AVSK}$ and $t_{AVET2}$ and two additional notes

#### AC CHARACTERISTICS READ CYCLE (Pre/Post-Radiation)\*

-55°C to +125°C for (C) screening and -40°C to +125°C for (W) screening ( $V_{DD} = 5.0V + 10\%$ )

SYMBOL	PARAMETER	MIN	MAX	UNIT
$t_{AVAV}^{1,6}$	Read cycle time	20		ns
$t_{AVSK}^5$	Adress valid to address valid skew time		4	ns
$t_{AVQV}$	Read access time		20	ns
$t_{AXQX}$	Output hold time	3		ns
$t_{GLQX}$	$\overline{G}$ -controlled Output Enable time	0		ns
$t_{GLQV}$	$\overline{G}$ -controlled Output Enable time (Read Cycle 3)		10	ns
$t_{GHQZ}^2$	$\overline{G}$ -controlled output three-state time		10	ns
$t_{ETQX}^3$	$\overline{E}$ -controlled Output Enable time	3		ns
$t_{AVET2}^5$	Address setup time for read ( $\overline{E}$ -controlled)	-4		ns
$t_{ETQV}^3$	$\overline{E}$ -controlled access time		20	ns
$t_{EFQZ}^{1,2,4}$	$\overline{E}$ -controlled output three-state time		10	ns

Notes: \* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.

1. Functional test.
2. Three-state is defined as a 500mV change from steady-state output voltage.
3. The ET (chip enable true) notation refers to the falling edge of En. SEU immunity does not affect the read parameters.
4. The EF (chip enable false) notation refers to the rising edge of En. SEU immunity does not affect the read parameters.
5. Guaranteed by design.
6. Address changes prior to satisfying  $t_{AVAV}$  minimum is an invalid operation.

# SRAM Read cycle 1 and 2

## Adding parameters $t_{AVSK}$ and $t_{AVET2}$ to timing diagrams




Figure 4a. SRAM Read Cycle 1: Address Access




Figure 4b. SRAM Read Cycle 2: Chip Enable-Controlled Access